High speed, low offset, low power differential comparator with constant common mode voltage

@article{Nasrollahpour2017HighSL,
  title={High speed, low offset, low power differential comparator with constant common mode voltage},
  author={Mehdi Nasrollahpour and Sotoudeh Hamedi-Hagh},
  journal={2017 IEEE 12th International Conference on ASIC (ASICON)},
  year={2017},
  pages={871-874}
}
A high-speed comparator with improved input referred offset is presented and analyzed in this paper. The proposed comparator is designed in low power TSMC CMOS technology with 1.2 V as power supply. Proposed comparator features low power consumption and dual offset cancellation technique. Minimum detectable input voltage is 52 μV and the measured propagation delay in this worst case input is equal to 219 ps. The power consumption is 755 μW in 1 GHz input frequency. Monte Carlo simulation… CONTINUE READING

Citations

Publications citing this paper.

Toward Designing Thermally-Aware Memristance Decoder

VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-2 OF 2 REFERENCES

14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Year: 2017

  • Mehdi Nasrollahpour, Sotoudeh Hamedi-Hagh, Yasin Bastan, Parviz Amiri
  • 2017
VIEW 1 EXCERPT

Ay , Journal of Low Power Electronics and Applications

  • Mehdi Nasrollahpour, Sotoudeh Hamedi-Hagh, Yasin Bastan, U Suat