High performance integrated Prolog processor IPP

  title={High performance integrated Prolog processor IPP},
  author={Shigeo Abe and Tadaaki Bandoh and Shinichiro Yamaguchi and Ken-ichi Kurosawa and Kaori Kiriyama},
  booktitle={ISCA '87},
To realize the highest performance possible for a sequential processor, and to realize utilization of a large amount of existing software, an integrated Prolog processor (IPP) and its optimized compiler are now being developed. A tagged architecture under constraints of a general purpose computer and a memory management strategy to achieve a high performance are discussed and then an IPP architecture is presented. Based on the Prolog instruction set, which is an extension of Warren's, the… 

Figures and Tables from this paper

Architecture of high performance integrated Prolog processor IPP
A high speed integrated Prolog processor (IPP) which integrates the extended Warren's Prolog instructions, and its acceleration hardware into a 32-bit super-minicomputer, and a high cost/performance practical AI system can be realized.
Performance evaluation of Integrated Prolog Processor IPP
The main extensions of the IPP are to select as the optimal argument the variable that exists in a type checking predicate and to eliminate type checking from a clause code if such a predicate exists; and to detect unification failure as early as possible, and to resolve register conflicts.
Evaluation Of Memory System For Integrated Prolog Processor IPP
  • M. Morioka
  • Computer Science
    The 16th Annual International Symposium on Computer Architecture
  • 1989
An optimal memory system to realize a high performance integrated Prolog processor, the IPP is discussed, and it is concluded that the advanced store-through cache is best suited to theIPP.
A pipelined architecture for logic programming with a complex but single-cycle instruction set
  • J. W. Mills
  • Computer Science
    [Proceedings 1989] IEEE International Workshop on Tools for Artificial Intelligence
  • 1989
An architecture that executes logic programs using fewer instruction cycles than hardware implementations of the Warren Abstract Machine or the Berkeley SPUR augmented with a Prolog coprocessor is
A pipelined microprocessor for logic programming languages
The architecture of a pipelined microprocessor for logic programming languages is presented, and the hardware architecture of PU is described, focusing on its data typing and dereference mechanisms.
Design and performance measurements of a parallel machine for the unification algorithm
A parallel unification machine is proposed for speeding up the unification algorithm and the simulation results as well as performance comparison with a serial unification coprocessor are presented.
An Extended Prolog Instruction Set for RISC Processors
Extensions of a RISC processors’s instruction set are presented to enable a simplified and more efficient implementation of Prolog.
A Performance Comparison between PLM and a M68020 PROLOG Processor
Logic programming implementation / application issues : Compiler construction / optimizations, Efficient operator precedence (bottom-up) parsers, Native code backend specifications, Multi-threaded


An Optimizing Prolog Compiler
This paper reports on the experiment on Prolog compiler technology and introduces some declarative extensions, which are compatible with Prolog and powerful enough to produce efficient code.
Performance studies of a Prolog machine architecture
This paper descr ibes a special purpose processor, the PLM, which the authors have designed for high pe r fo rmance execu t ion of Prolog programs, and some aspects of its imp lemen ta t ion.
A static analysis of prolog programs
This document summarizes the results of this static analysis of Prolog programs, done using a program written in Prolog, which collects data from test programs.
Design of a high-speed Prolog machine (HPM)
This paper d e s c r i b e s a High-speed Prolog Machine (HIM) a r c h i t e c t u r e and i t s hardware s t r u c t u r e , which are developed as a product of F i f t h Genera t ion Computer