High performance integrated Prolog processor IPP

@inproceedings{Abe1987HighPI,
  title={High performance integrated Prolog processor IPP},
  author={Shigeo Abe and T. Bandoh and S. Yamaguchi and Ken-ichi Kurosawa and K. Kiriyama},
  booktitle={ISCA '87},
  year={1987}
}
  • Shigeo Abe, T. Bandoh, +2 authors K. Kiriyama
  • Published in ISCA '87 1987
  • Computer Science
  • To realize the highest performance possible for a sequential processor, and to realize utilization of a large amount of existing software, an integrated Prolog processor (IPP) and its optimized compiler are now being developed. A tagged architecture under constraints of a general purpose computer and a memory management strategy to achieve a high performance are discussed and then an IPP architecture is presented. Based on the Prolog instruction set, which is an extension of Warren's, the… CONTINUE READING
    21 Citations

    Figures, Tables, and Topics from this paper.

    Performance evaluation of Integrated Prolog Processor IPP
    A pipelined architecture for logic programming with a complex but single-cycle instruction set
    • J. W. Mills
    • Computer Science
    • [Proceedings 1989] IEEE International Workshop on Tools for Artificial Intelligence
    • 1989
    • 3
    A pipelined microprocessor for logic programming languages
    • 4
    • PDF
    An Extended Prolog Instruction Set for RISC Processors
    • 5
    Implementing a parallel PROLOG interpreter by using OCCAM and transputers
    • 5