High performance integrated Prolog processor IPP
@inproceedings{Abe1987HighPI, title={High performance integrated Prolog processor IPP}, author={Shigeo Abe and T. Bandoh and S. Yamaguchi and Ken-ichi Kurosawa and K. Kiriyama}, booktitle={ISCA '87}, year={1987} }
To realize the highest performance possible for a sequential processor, and to realize utilization of a large amount of existing software, an integrated Prolog processor (IPP) and its optimized compiler are now being developed.
A tagged architecture under constraints of a general purpose computer and a memory management strategy to achieve a high performance are discussed and then an IPP architecture is presented. Based on the Prolog instruction set, which is an extension of Warren's, the… CONTINUE READING
Figures, Tables, and Topics from this paper
21 Citations
Performance evaluation of Integrated Prolog Processor IPP
- Computer Science
- Proceedings of the International Workshop on Artificial Intelligence for Industrial Applications
- 1988
A pipelined architecture for logic programming with a complex but single-cycle instruction set
- Computer Science
- [Proceedings 1989] IEEE International Workshop on Tools for Artificial Intelligence
- 1989
- 3
A pipelined microprocessor for logic programming languages
- Computer Science
- Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors
- 1990
- 4
- PDF
Design and performance measurements of a parallel machine for the unification algorithm
- Computer Science
- MICRO 22
- 1989
- PDF
Implementing a parallel PROLOG interpreter by using OCCAM and transputers
- Computer Science
- Microprocess. Microsystems
- 1989
- 5