High performance Viterbi decoder using modified register exchange methods

A new Viterbi decoder is proposed using a modified register exchange scheme. The trace-back operation is eliminated in the new architecture, and the amount of memory is reduced. The elimination of the trace-back operation also reduces the operation cycles to determine decision bits. The Viterbi decoder has low latency, efficient memory organization, and low… CONTINUE READING