High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs
@article{Takato1988HighPC, title={High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs}, author={H. Takato and K. Sunouchi and N. Okabe and A. Nitayama and K. Hieda and F. Horiguchi and F. Masuoka}, journal={Technical Digest., International Electron Devices Meeting}, year={1988}, pages={222-225} }
A novel transistor with compact structure has been developed for MOS devices. This transistor, whose gate electrode surrounds the pillar silicon island, reduces the occupied area for all kinds of circuits. For example, the occupied area of a CMOS inverter can be shrunk to 50% of that using planar transistors. The other advantages are steep cutoff characteristics, very small substrate bias effects, and high reliability. These features are due to the unique structure, which results in greater… CONTINUE READING
86 Citations
Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits
- Engineering
- 1991
- 82
Vertical MOS Transistors with 70nm Channel Length
- Materials Science, Physics
- ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference
- 1995
- 64
A Compact Space and Efficient Drain Current Design for Multipillar Vertical MOSFETs
- Engineering
- IEEE Transactions on Electron Devices
- 2010
- 11
CMOS compatible Gate-All-Around Vertical silicon-nanowire MOSFETs
- Materials Science
- ESSDERC 2008 - 38th European Solid-State Device Research Conference
- 2008
- 6
Design of Double Gate Vertical MOSFET using Silicon On Insulator (SOI) Technology
- Materials Science
- 2012
- 9
Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET
- Materials Science
- IEEE Electron Device Letters
- 2008
- 178