High level programming for real time FPGA based video processing

@article{Benkrid2000HighLP,
  title={High level programming for real time FPGA based video processing},
  author={K. Benkrid and D. Crookes and J. Smith and A. Benkrid},
  journal={2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100)},
  year={2000},
  volume={6},
  pages={3227-3230 vol.6}
}
  • K. Benkrid, D. Crookes, +1 author A. Benkrid
  • Published 2000
  • Computer Science
  • 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100)
The inherent reprogrammability of field programmable gate arrays (FPGAs) gives them some of the flexibility of software while keeping the performance advantages of an application specific hardware solution. However, the main disadvantage of FPGAs is the low level of their programming model. Although software tools have been drastically improved since the early days of this new technology, they still require the user to think at the hardware level rather than at the algorithmic level. To bridge… Expand
Fast prototyping of an FPGA-based high level image coprocessor using Handel-C
TLDR
The paper presents an overview of the approach used to generate FPGA architectures dynamically for the Image Coprocessor using Handel-C, as well as a sample of implementation results. Expand
A reconfigurable high level FPGA-based coprocessor
TLDR
The paper describes the user's programming interface, and outlines the approach to generating FPGA architectures dynamically for the image coprocessor, and presents sample implementation results (speed, area) for different neighbourhood operations. Expand
Simulation & Synthesis of FPGA Based & Resource Efficient Matrix Coprocessor Architecture
TLDR
A novel architecture has been developed for large matrix multiplication using Field programmable Gate Array (FPGA) for high performance applications, which will minimize the hardware resources. Expand
Designing & Implementing Matrix Co-Processor for Image & Video Processing Application on FPGA
TLDR
In this present work a novel architecture has been developed for large matrix multiplication and following processing were observed on Xilinx ISE. Expand
High Performance Reconfigurable Computing: From Applications to Hardware
TLDR
The concept of hardware skeletons is presented as a mean to bridge the gap between high level applications and low level hardware, and satisfy the dual requirement of high level abstract design and hardware efficiency. Expand
High Level Programming for FPGA Based Image and Video Processing Using Hardware Skeletons
TLDR
This paper presents and illustrates the hardware skeleton approach in the context of some common image processing tasks, based on an implementation on VISICOM’s VigraVision™ FPGA based video board. Expand
Design and implementation of a 2D convolution core for video applications on FPGAs
  • K. Benkrid, S. Belkacemi
  • Computer Science
  • Third International Workshop on Digital and Computational Video, 2002. DCV 2002. Proceedings.
  • 2002
TLDR
The design and implementation of a 2D convolution core for video applications optimised for the Xilinx low cost 3.3V SpartanXL/spl trade/ FPGA family is presented, which means that the usually costly multiplication operation can be easily implemented by a small number of simple shift-and-add operations, leading to considerable hardware savings. Expand
Towards the development of a reliable reconfigurable real-time operating system on FPGAs
TLDR
This thesis presents the important contributions towards a Reliable, Reconfigurable and Real-Time Operating System (R3TOS), which facilitates the user exploitation of DPR from the application level, by managing the complex hardware in the background. Expand
High Performance Reconfigurable Computing : From Applications to Hardware
the context of high performance digital signal and data processing. In particular, the paper presents the concept of hardware skeletons as a mean to bridge the gap between high level applications andExpand
Design and implementation of a high performance matrix multiplier core for Xilinx Virtex FPGAs
TLDR
A fully parallel implementation of the matrix multiplier core has been achieved; with a full matrix result being generated every clock cycle. Expand
...
1
2
...

References

SHOWING 1-8 OF 8 REFERENCES
An environment for generating FPGA architectures for image algebra-based algorithms
TLDR
This paper presents a software environment and architecture description approach which enable the dynamic generation of FPGA architectures for high level image processing operations based on image algebra. Expand
Programmable 2D linear filter for video applications
TLDR
A fully integrated two dimensional linear filter including a line buffer for a 7×7 kernel is presented, running in real time at video clock frequencies using an array of pipelined carry-save adders as a very fast arithmetic unit. Expand
Image Algebra: An Overview
TLDR
The purpose of this paper is to familiarize the reader with the basic concepts of the algebra and to provide a general overview of its methodology. Expand
Programming in Prolog
Computer arithmetic algorithms
TLDR
The principles of the algorithms available for performing arithmetic operations in digital computers, described independently of specific implementation technology and within the same framework, are explained. Expand
Donachy and A Benkrid, ‘An Environment for Generating FPGA Architectures for Image Algebra-based Algorithms’, ICIP-98
  • 1998
'IEEE Symposium on Field-Programmable Custom Machines', Proceedings of FCCM '98
  • 'IEEE Symposium on Field-Programmable Custom Machines', Proceedings of FCCM '98
  • 1998
Image Algebra: an overview', Computer Vision, Graphics and Image Processing
  • Image Algebra: an overview', Computer Vision, Graphics and Image Processing
  • 1990