High gain analog cell using biasing technique via gate and body terminals

  title={High gain analog cell using biasing technique via gate and body terminals},
  author={Shikha Soni and Vandana Niranjan and Ashwani Kumar},
  journal={2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE)},
In this work, a new high performance analog cell is proposed using biasing technique via gate and body terminals. The proposed cell is based on self-cascode topology. The most attractive feature is that body effect is utilized to increase the intrinsic gain and output impedance of the proposed self-cascode cell. Biasing technique via gate and body terminals increases the intrinsic gain of the proposed cell by 17.61dB. The proposed cell has nearly four times higher output impedance than its… CONTINUE READING


Publications referenced by this paper.

On the improvement of DC analog characteristics of FD SOI transistors by using asymmetric self-cascode configuration

  • M. De Souza, D Flandre, T DoriaR., R Trevisoli, M. A. Pavanello
  • Solid-State Electronics,
  • 2016
1 Excerpt

M.Hashimoto, T.Kanamoto, and T.Onoye, “Supply Noise Suppression by Triple-Well Structure

  • O Yasuhiro
  • IEEE Transactions on Very Large Scale Integration…
  • 2013
1 Excerpt

Vlassisa, “ Survey of Non-conventional Techniques for Low-voltage Lowpower Analog Circuit Design

  • Fabian Khateb, Salma Bay Abo Dabbous, Spyridon
  • Radioengineering, Vol. 22,
  • 2013
1 Excerpt

Similar Papers

Loading similar papers…