High-Throughput VLSI Architecture for FFT Computation

  title={High-Throughput VLSI Architecture for FFT Computation},
  author={Chao Cheng and Keshab K. Parhi},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
In this brief, multi-path delay commutator structures are utilized to improve the throughput rate of radix-2 and radix-4 FFT computation by a factor of 2 to 4. Latency can also be reduced by a factor of 2 to 3. Compared with previous radix-2 and radix-4 FFT structures, the proposed high-throughput FFT with doubled throughput rate requires similar or even less hardware cost. Although split radix FFT design is more hardware efficient, the regular structure of proposed FFT structures are… CONTINUE READING
Highly Cited
This paper has 64 citations. REVIEW CITATIONS

9 Figures & Tables



Citations per Year

65 Citations

Semantic Scholar estimates that this publication has 65 citations based on the available data.

See our FAQ for additional information.