High Speed and Area-Efficient Multiply Accumulate (MAC) Unit for Digital Signal Prossing Applications

  title={High Speed and Area-Efficient Multiply Accumulate (MAC) Unit for Digital Signal Prossing Applications},
  author={Ahmed Abdelgawad and Magdy A. Bayoumi},
  journal={2007 IEEE International Symposium on Circuits and Systems},
A high speed and area-efficient merged multiply accumulate (MAC) units is proposed in this work. To realize the area-efficient and high speed MAC unit proposed in this work, first we examine the critical delays and hardware complexities of conventional MAC architectures to derive at a unit with low critical delay and low hardware complexity. The new architecture is based on binary trees constructed using a modified 4:2 compressor circuits. Reducing the overall area is achieved by the full… CONTINUE READING
Highly Cited
This paper has 31 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 23 extracted citations

MacSim: A MAC-Enabled High-Performance Low-Power SIMD Architecture

2016 Euromicro Conference on Digital System Design (DSD) • 2016
View 2 Excerpts

A 32 BIT MAC unit design using Vedic multiplier and reversible logic gate

2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015] • 2015
View 1 Excerpt

A novel low power and high speed Multiply-accumulate (MAC) unit design for floating-point numbers

2015 International Conference on Smart Technologies and Management for Computing, Communication, Controls, Energy and Materials (ICSTM) • 2015
View 1 Excerpt

Design of high performance Multiply-Accumulate Computation unit

2015 IEEE International Advance Computing Conference (IACC) • 2015
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 14 references

Modern VLSI Designer", Prentice-Hall

Wayne Wolf
Upper Saddle River, • 2002
View 3 Excerpts
Highly Influenced

O.T.C., "A multiplication-accumulation computation unit with optimized compressors and minimized switching activities" Circuits and Systems, 48th Midwest Symposium, MWSCAS.2005

Li-Hsun Chen, Chen
View 1 Excerpt

and E . E . Swartzlander , “ A 16 - bitx 16 - bit MAC design using fast 5 : 2 compressors

K. Nowka Ohsang Kwon
A multiplication - accumulation computation unit with optimized compressors and minimized switching activities " Circuits and Systems , 48 th Midwest Symposium , MWSCAS . • 2005

A data merging technique for high-speed low-power multiply accumulate units

2004 IEEE International Conference on Acoustics, Speech, and Signal Processing • 2004
View 1 Excerpt

A merged multiply accumulate for hight-speed signal processing application

Ayman Fayed, Walid Elgharbawy, Magdy Bayoumi
ICASSP IEEE 2004. • 2004
View 3 Excerpts

A 16-bitx16-bit MAC design using fast 5:2 compressors

Ohsang Kwon, K. Nowka, E. E. Swartzlander
Proc. Of IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pp. 235 –243, 2000. • 2000
View 1 Excerpt

A fast parallel multiplier-accumulator using the modified Booth algorithm

F. Elguibaly
IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, pp. 902-098, Sept. 2000. • 2000
View 1 Excerpt

A compact carry-save multiplier architecture and its applications

R.K.J. Raghunath
Proc. IEEE 40th Midwest Symp. Circuits and Systems, vol. 2, pp. 794-797, Aug. 1997. • 1997
View 1 Excerpt

A Swing Restored Pass- Transistor Logic-Based MAC Circuit for Multimedia Applications

Akilesh Parameswar, Hiroyuki Hara
IEEE Journal of Solid-State Circuits, Vol. 31, No. 6, June 1996. • 1996
View 1 Excerpt

A Multiplier-Accumulator Macro for a 45 MIPS Embedded RISC Processor

ESSCIRC '95: Twenty-first European Solid-State Circuits Conference • 1995
View 2 Excerpts

Similar Papers

Loading similar papers…