High-Speed Packet Processing using Reconfigurable Computing

  title={High-Speed Packet Processing using Reconfigurable Computing},
  author={Gordon J. Brebner and Weirong Jiang},
  journal={IEEE Micro},
Internet applications, notably streaming video, demand extremely high communication speeds in core networks, currently 100 Gbps and moving toward 400 Gbps and beyond. Data packets must be processed at these rates, presenting serious challenges for traditional computing approaches. This article presents a tool chain that maps a domain-specific packet-processing language called PX to high-performance reconfigurable-computing architectures based on field-programmable gate array (FPGA) technology… CONTINUE READING
Highly Cited
This paper has 30 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 22 extracted citations

Emu: Rapid Prototyping of Networking Services

USENIX Annual Technical Conference • 2017
View 5 Excerpts
Highly Influenced

Towards a Programmable Dataplane

View 6 Excerpts
Highly Influenced

NDN.p4: Programming information-centric data-planes

2016 IEEE NetSoft Conference and Workshops (NetSoft) • 2016
View 4 Excerpts
Highly Influenced

Enabling High Throughput and Virtualization for Traffic Classification on FPGA

2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines • 2015
View 7 Excerpts
Highly Influenced

OpenCL-based design pattern for line rate packet processing

2017 IEEE 28th International Conference on Application-specific Systems, Architectures and Processors (ASAP) • 2017
View 1 Excerpt

Similar Papers

Loading similar papers…