• Corpus ID: 12000553

High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells

  title={High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells},
  author={Reza Faghih Mirzaee and Mohammad Hossein Moaiyeri and Keivan Navi},
  journal={International Journal of Electrical and Computer Engineering},
In this paper we present two novel 1-bit full adder cells in dynamic logic style. NP-CMOS (Zipper) and Multi-Output structures are used to design the adder blocks. Characteristic of dynamic logic leads to higher speeds than the other standard static full adder cells. Using HSpice and 0.18 m CMOS technology exhibits a significant decrease in the cell delay which can result in a considerable reduction in the power-delay product (PDP). The PDP of Multi-Output design at 1.8v power supply is around… 

Figures and Tables from this paper

A High-Efficient Multi-Output Mixed Dynamic/Static Single-Bit Adder Cell

The proposed design is the fastest dynamic adder cell and has approximately 5% higher efficiency in terms of PDP than the second most high-performance cell, which is DDCVS.


This paper presents the design of high-speed full adder circuits using a new CMOS mixed mode logic family that uses MOS capacitors (MOSCAP) in its structure with conventional static and dynamic CMOS logic circuit.

Dynamic and Static Analysis of Different Full Adder Topology at 180nm Technology Node

This paper describes the comparative performance of 1-bit CMOS (Complementary MOSFET) full adder, transmission gate full adders, CPL(Complementaries Pass Transistor Logic)Full adder and Domino logic full addr, designed using TANNER EDA, using 180nm technology with different CMOS logic design styles.

Design and Implementation of Low Power, Area Efficient Full Adder for High Performance Digital Circuit Applications

The proposed architecture will consume less power consumption, transistor area and propagation delay and it is compared with existing design such as Complementary Pass Transistor Logic [CPL], Transmission Gate Full Adder [TGA], Transmission Function Adder[TFA], SERF and 14T full adder.

Power Consumption and Propagation Delay Analysis of Different Full Adder Topologies at 0.25 Micrometer Technology Node

This paper describes the power consumption and propagation delay of one-bit CMOS (Complementary MOSFET) full adder, CPL( Complementary Pass Transistor Logic) fullAdder, Domino logic full adding, and Transmission gate full adders designed using TANNER EDA, using 0.25 micrometer technology node with different CMOS logic design styles.

Two novel low-power and high-speed dynamic carbon nanotube full-adder cells

Two novel low-power and high-speed carbon nanotube full-adder cells in dynamic logic style in dynamic Logic style are presented and simulation result shows that the proposed designs consume less power and have low power-delay product compared to other CNFET-based full-adders.

Designing a Full Adder Circuit Based on Quasi-Floating Gate

Since in designing the full adder circuits, full adders have been generally taken into account, so as in this paper it has been attempted to represent a full adder cell with a significant efficiency


This paper can be said as a library of different full adder circuits, it can be even advantage for circuit designers to select the full adders that satisfies their application.

Analysis of Different CMOS Full Adder Circuits Based on Various Parameters for Low Voltage VLSI Design

The performance of eleven different 1-bit full adder cells based on different logic styles are evaluated, including an input test pattern which are analyzed with respect to power, delay and power-delay product.

Analysis of Different CMOS Full Adder Circuits Based on Different Parameter for Low Voltage

Nine analyses shows that 10-Transistor full adder features good delay performance, demonstrates better delay product and consumes lower power as compared to entire eleven full adders because it is a Hybrid logic style.



Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell

Simulation results illustrate the superiority of the resulting proposed adder against conventional CMOS 1-bit full-adder in terms of power, delay and PDP.

A novel high-performance CMOS 1-bit full-adder cell

A novel 16-transistor CMOS 1-bit full-adder cell that uses the low-power designs of the XOR and XNOR gates, pass transistors, and transmission gates to offer higher speed and lower power consumption and energy savings up to 30% are achieved.

Performance analysis of low-power 1-bit CMOS full adder cells

A performance analysis of 1-bit full-adder cell is presented, after the adder cell is anatomized into smaller modules, and several designs of each of them are developed, prototyped, simulated and analyzed.

Circuit techniques for CMOS low-power high-performance multipliers

In this paper we present circuit techniques for CMOS low-power high-performance multiplier design. Novel full adder circuits were simulated and fabricated using 0.8-/spl mu/m CMOS (in BiCMOS)

A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design

The proposed design successfully embeds the buffering circuit in the full adder design and the transistor count is minimized, and has the lowest working Vdd and highest working frequency among all designs using ten transistors.

A low power 10-transistor full adder cell for embedded architectures

  • A. FayedM. Bayoumi
  • Engineering
    ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001
A high performance Full adder cell has been designed using 10 transistors that has the advantage of low power consumption and high operating speed and is compared with both the standard Transmission Gate addercell and a 16-transistor adder Cell that was recently developed and characterized by its low power consume compared to other adder cells.

Low-power logic styles: CMOS versus pass-transistor logic

This paper shows that complementary CMOS is the logic style of choice for the implementation of arbitrary combinational circuits if low voltage, low power, and small power-delay products are of concern.

Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 /spl mu/m CMOS technologies

  • M. SayedWael Badawy
  • Engineering
    2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)
  • 2002
This paper presents a performance analysis of single-bit full-adder cells using 0.18, 0.25, and 0.35 /spl mu/m CMOS technology for power consumption, delay and charging capability.

A Novel CMOS Full Adder

This paper proposes a high-speed adder cell using a new design style called "bridge", which offers more regularity and higher density than conventional CMOS design style, by using some transistors, named bridge transistors.

A structured approach for designing low power adders

  • A. ShamsM. Bayoumi
  • Computer Science
    Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136)
  • 1997
The adder cell is anatomized into smaller modules using the proposed structured approach to construct 24 different 1-bit full adder cells that exhibit different power consumption, speed, area, and driving capability figures.