Corpus ID: 12000553

High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells

@article{Mirzaee2010HighSN,
  title={High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells},
  author={R. Mirzaee and M. H. Moaiyeri and K. Navi},
  journal={International Journal of Electrical and Computer Engineering},
  year={2010},
  volume={4},
  pages={531-537}
}
  • R. Mirzaee, M. H. Moaiyeri, K. Navi
  • Published 2010
  • Computer Science
  • International Journal of Electrical and Computer Engineering
  • In this paper we present two novel 1-bit full adder cells in dynamic logic style. NP-CMOS (Zipper) and Multi-Output structures are used to design the adder blocks. Characteristic of dynamic logic leads to higher speeds than the other standard static full adder cells. Using HSpice and 0.18 m CMOS technology exhibits a significant decrease in the cell delay which can result in a considerable reduction in the power-delay product (PDP). The PDP of Multi-Output design at 1.8v power supply is around… CONTINUE READING
    33 Citations
    A High-Efficient Multi-Output Mixed Dynamic/Static Single-Bit Adder Cell
    • 3
    • PDF
    NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS
    • 31
    • PDF
    Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
    • 22
    • Highly Influenced
    Designing a Full Adder Circuit Based on Quasi-Floating Gate
    • 1
    • PDF
    Low Power Delay Product 10T Adder Circuit
    • 2

    References

    SHOWING 1-10 OF 29 REFERENCES
    A novel high-performance CMOS 1-bit full-adder cell
    • 145
    • PDF
    A novel 10-transistor low-power high-speed full adder cell
    • 44
    Performance analysis of low-power 1-bit CMOS full adder cells
    • 484
    • PDF
    Circuit techniques for CMOS low-power high-performance multipliers
    • 283
    A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design
    • 225
    A low power 10-transistor full adder cell for embedded architectures
    • A. Fayed, M. Bayoumi
    • Engineering, Computer Science
    • ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
    • 2001
    • 90
    Low-power logic styles: CMOS versus pass-transistor logic
    • 964
    • PDF
    Performance analysis of single-bit full adder cells using 0.18, 0.25, and 0.35 /spl mu/m CMOS technologies
    • M. Sayed, Wael Badawy
    • Engineering, Computer Science
    • 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)
    • 2002
    • 22
    A Novel CMOS Full Adder
    • 35