High Speed Efficient N X N Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics
@inproceedings{Thapliyal2004HighSE, title={High Speed Efficient N X N Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics}, author={H. Thapliyal and M. Srinivas}, year={2004} }
A N X N bit parallel overlay multiplier architecture is designed for high speed DSP operations. The architecture is based on the vertical and crosswise algorithm of ancient Indian Vedic Mathematics. In the proposed architecture grouping of the bits 4 at a time is done for both the multiplicand and multiplier. Thus the whole multiplication operation is decomposed into 4x4 bit multiplication modules. The 4x4 multiplication modules can be implemented by using any multiplier such as array, booth… CONTINUE READING
111 Citations
A hierarchical design of high performance 8x8 bit multiplier based on Vedic mathematics
- Computer Science, Mathematics
- ICCCS '11
- 2011
- 1
Design and FPGA implementation of optimized 32-bit Vedic multiplier and square architectures
- Computer Science
- 2015 International Conference on Industrial Instrumentation and Control (ICIC)
- 2015
- 8
A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Compressors
- Mathematics
- 2014
Implementation of Vedic Multiplier Using Modified Architecture by Routing Rearrangement for High-Optimization
- Computer Science
- 2018 3rd International Conference on Communication and Electronics Systems (ICCES)
- 2018
Novel High Speed Vedic Multiplier Proposal Incorporating Adder Based on Quaternary Signed Digit Number System
- Computer Science
- 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)
- 2018
- 5
- PDF
A low power decomposed hierarchical multiplier architecture embedding multiplexer based full adders
- Computer Science
- 48th Midwest Symposium on Circuits and Systems, 2005.
- 2005
References
SHOWING 1-10 OF 18 REFERENCES
A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics
- Computer Science
- ESA/VLSI
- 2004
- 81
- PDF
Reconfigurable parallel inner product processor architectures
- Computer Science
- IEEE Trans. Very Large Scale Integr. Syst.
- 2001
- 50
An 0(n) Parallel Multiplier with Bit-Sequential Input and Output
- Mathematics, Computer Science
- IEEE Transactions on Computers
- 1979
- 51
A reconfigurable low-power high-performance matrix multiplier design
- Computer Science
- Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)
- 2000
- 15
Trading bitwidth for array size: a unified reconfigurable arithmetic processor design
- Computer Science
- Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design
- 2001
- 6
Novel design and verification of a 16 x 16-b self-repairable reconfigurable inner product processor
- Computer Science
- GLSVLSI '02
- 2002
- 10
- PDF
A Novel Parallel Multiply and Accumulate (V-MAC) Architecture Based on Ancient Indian Vedic Mathematics
- Mathematics, Computer Science
- ESA/VLSI
- 2004
- 10
A High Speed Efficient N x N Bit Multiplier Based on Ancient Indian Vedic Mathematics
- Mathematics, Computer Science
- VLSI
- 2003
- 9
High Speed Efficient Signed/Unsigned N X N Bit Multiplier Based on Ancient Indian Vedic Mathematics
- the Proceedings of the 7th IEEE VLSI Design & Test Workshop
- 2003