Corpus ID: 14450686

High Speed Efficient N X N Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics

@inproceedings{Thapliyal2004HighSE,
  title={High Speed Efficient N X N Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics},
  author={H. Thapliyal and M. Srinivas},
  year={2004}
}
  • H. Thapliyal, M. Srinivas
  • Published 2004
  • Computer Science
    • A N X N bit parallel overlay multiplier architecture is designed for high speed DSP operations. The architecture is based on the vertical and crosswise algorithm of ancient Indian Vedic Mathematics. In the proposed architecture grouping of the bits 4 at a time is done for both the multiplicand and multiplier. Thus the whole multiplication operation is decomposed into 4x4 bit multiplication modules. The 4x4 multiplication modules can be implemented by using any multiplier such as array, booth… CONTINUE READING
    cse.usf.edu
    111 Citations
    Highly Influential Citations
    1
    Background Citations
    19
    Methods Citations
    20
    111 Citations
    Citation Type

    Citation Type

    A hierarchical design of high performance 8x8 bit multiplier based on Vedic mathematics
    • 1
    High Speed 4 X 4 Bit Vedic Multiplier based on Vertical and Crosswise Methods
    • 1
    • PDF
    Design and FPGA implementation of optimized 32-bit Vedic multiplier and square architectures
    • R. Sharma, M. Kaur, G. Singh
    • Computer Science
    • 2015 International Conference on Industrial Instrumentation and Control (ICIC)
    • 2015
    • 8
    Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool
    • 55
    A Time-Area-Power Efficient High Speed Vedic Mathematics Multiplier using Compressors
    ALU Using Area Optimized Vedic Multiplier
    • 1
    • PDF
    Implementation of Vedic Multiplier Using Modified Architecture by Routing Rearrangement for High-Optimization
    Novel High Speed Vedic Multiplier Proposal Incorporating Adder Based on Quaternary Signed Digit Number System
    • 5
    • PDF
    A low power decomposed hierarchical multiplier architecture embedding multiplexer based full adders
    A Reduced-Bit Multiplication Algorithm for Digital Arithmetic
    • 136

    References

    SHOWING 1-10 OF 18 REFERENCES
    A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics
    • 81
    • PDF
    Reconfigurable parallel inner product processor architectures
    • R. Lin
    • Computer Science
    • IEEE Trans. Very Large Scale Integr. Syst.
    • 2001
    • 50
    An 0(n) Parallel Multiplier with Bit-Sequential Input and Output
    • 51
    A reconfigurable low-power high-performance matrix multiplier design
    • R. Lin
    • Computer Science
    • Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)
    • 2000
    • 15
    Low cost serial multipliers for high-speed specialised processors
    • 30
    Trading bitwidth for array size: a unified reconfigurable arithmetic processor design
    • R. Lin
    • Computer Science
    • Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design
    • 2001
    • 6
    Novel design and verification of a 16 x 16-b self-repairable reconfigurable inner product processor
    • 10
    • PDF
    A Novel Parallel Multiply and Accumulate (V-MAC) Architecture Based on Ancient Indian Vedic Mathematics
    • 10
    A High Speed Efficient N x N Bit Multiplier Based on Ancient Indian Vedic Mathematics
    • 9
    High Speed Efficient Signed/Unsigned N X N Bit Multiplier Based on Ancient Indian Vedic Mathematics
    • the Proceedings of the 7th IEEE VLSI Design & Test Workshop
    • 2003