High Performance CNFET-based Ternary Full Adders

@article{Sharifi2017HighPC,
  title={High Performance CNFET-based Ternary Full Adders},
  author={Fazel Sharifi and Atiyeh Panahi and Mohammad Hossein Moaiyeri and Keivan Navi},
  journal={IETE Journal of Research},
  year={2017},
  volume={64},
  pages={108 - 115}
}
ABSTRACT This paper investigates the use of carbon nanotube field effect transistors (CNFETs) for the design of ternary full adder cells. The proposed circuits have been designed based on the unique properties of CNFETs such as having desired threshold voltages by adjusting diameter of the CNFETs gate nanotubes. The proposed circuits are examined using HSPICE simulator with the standard 32 nm CNFET technology. The proposed methods are simulated at different conditions such as different supply… 

Two novel inverter-based ternary full adder cells using CNFETs for energy-efficient applications

ABSTRACT Carbon nanotube field effect transistors (CNFETs) exhibit great promise and extensions to silicon MOSFET due to their excellent electronic properties and extremely small size. Implementable

Comparative Study of CNTFET Implementations of 1-trit Multiplier

This paper presents a comparative study of four implementations of a 1-trit multiplier based on CNTFET technology and simulation results show that the proper PDP can be achieved using the transmission gate based multiplier.

An Efficient, Current-Mode Full-Adder Based on Majority Logic in CNFET Technology

In this study, a new high-speed low-power current-mode full-adder (CMFA) based on majority logic is presented. The proposed CMFA consists of only 14 transistors. Simulations are performed by HSPICE

Comparative analysis of Full Adders using CNTFET in 32nm Technology

In any electronic component, the main factor for measuring the performance criteria is full adders. This thesis investigates and analyses the efficiency of full adder circuits using CNTFET devices in

Design of low power multi-ternary digit multiplier in CNTFET technology

CNTFET-Based Ternary Logic Gates

This chapter deals with the comparative analysis of CMOS and CNTFET-based ternary inverter and universal gates design and concludes that CNFETs are faster and consume less power compared to CMOS technology.

Mux Based Ultra-Low-Power Ternary Adders and Multiplier implemented with CNFET and 45 nm MOSFETs

Improved multiplexer-based ultra-low-power ternary Half Adder (HA), ternaries Full adder (FA), and ternARY 1-bit multiplier designs are presented, which reduce power and transistor count and have 10–30% lesser propagation delays than the other designs available in the literature.

Low storage power and high noise margin ternary memory cells in nanoelectronics

Two novel designs of a ternary memory cell using carbon nanotube field effect transistors (CNFETs) with only one supply voltage are presented, demonstrating significant power saving and static noise margin improvement as compared to the previous works with the same transistor count.

A Novel Low-Complexity and Energy-Efficient Ternary Full Adder in Nanoelectronics

A novel single-supply ternary successor and predecessor are designed based on the multi-threshold voltage in CNFET, which is more energy efficient than those in the previous works and used to design the Ternary full adder.

References

SHOWING 1-10 OF 42 REFERENCES

Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics

This paper presents two new efficient ternary Full Adder cells for nanoelectronics. These CNTFET-based ternary Full Adders are designed based on the unique characteristics of the CNTFET device, such

A novel CNTFET-based ternary logic gate design

This paper presents a novel design of ternary logic inverters using carbon nanotube FETs (CNTFETs). Multiple-valued logic (MVL) circuits have attracted substantial interest due to the capability of

Design of energy-efficient and robust ternary circuits for nanotechnology

These circuits are designed based on the unique properties of CNFETs, such as the capability of setting the desired threshold voltage by changing the diameters of the nanotubes, which makes them very suitable for the multiple- V t design method.

A novel design methodology to optimize the speed and power of the CNTFET circuits

Carbon nanotubes with their superior properties have proved to be a potential alternative device to CMOS. In this paper, circuit optimization methods for high performance and low power CNFEFT circuit

CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits

A novel design technique for ternary logic gates based onCNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs, which provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier.

Applying SOI Technology on Carbon Nanotube Transistors

By combining the advantages of the SOI technology and in situ carbon nanotube growth technology, we have realized the local silicon-gate CNFETs with individual device operation, low parasitic

A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking

This paper presents a complete circuit-compatible compact model for single-walled carbon-nanotube field-effect transistors (CNFETs) as an extension to Part 1 of this two-part paper. For the first

Method for Predicting fT for Carbon Nanotube FETs

A method based on a generic small-signal equivalent circuit for field-effect transistors is proposed for predicting the unity–current–gain frequency for carbon-nanotube devices. The key to the useful

Method for predicting f/sub T/ for carbon nanotube FETs

A method based on a generic small-signal equivalent circuit for field-effect transistors is proposed for predicting the unity-current-gain frequency f/sub T/ for carbon-nanotube devices. The key to

A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region

This paper presents a circuit-compatible compact model for the intrinsic channel region of the MOSFET-like single-walled carbon-nanotube field-effect transistors (CNFETs). This model is valid for