High Performance CNFET-based Ternary Full Adders

@article{Sharifi2017HighPC,
  title={High Performance CNFET-based Ternary Full Adders},
  author={Fazel Sharifi and Atiyeh Panahi and Mohammad Hossein Moaiyeri and Keivan Navi},
  journal={IETE Journal of Research},
  year={2017},
  volume={64},
  pages={108 - 115}
}
ABSTRACT This paper investigates the use of carbon nanotube field effect transistors (CNFETs) for the design of ternary full adder cells. The proposed circuits have been designed based on the unique properties of CNFETs such as having desired threshold voltages by adjusting diameter of the CNFETs gate nanotubes. The proposed circuits are examined using HSPICE simulator with the standard 32 nm CNFET technology. The proposed methods are simulated at different conditions such as different supply… Expand
Two novel inverter-based ternary full adder cells using CNFETs for energy-efficient applications
ABSTRACT Carbon nanotube field effect transistors (CNFETs) exhibit great promise and extensions to silicon MOSFET due to their excellent electronic properties and extremely small size. ImplementableExpand
Energy-Efficient and PVT-Tolerant CNFET-Based Ternary Full Adder Cell
TLDR
A novel multiplexer-based ternary full adder cell using CNFET is presented and the results show that the proposed design reduces the energy consumption by about 54% than the best reported design, while is robust against PVT variations. Expand
Comparative Study of CNTFET Implementations of 1-trit Multiplier
TLDR
This paper presents a comparative study of four implementations of a 1-trit multiplier based on CNTFET technology and simulation results show that the proper PDP can be achieved using the transmission gate based multiplier. Expand
High performance, variation-tolerant CNFET ternary full adder a process, voltage, and temperature variation-resilient design
TLDR
This paper investigates the carbon nanotube field effect transistors (CNFETs) using in the design of a ternary full adder cell and shows that the proposed design reduces the delay and energy consumption compared to the best state-of-the-art methods while being tolerant to process, voltage and temperature variations. Expand
An Efficient, Current-Mode Full-Adder Based on Majority Logic in CNFET Technology
In this study, a new high-speed low-power current-mode full-adder (CMFA) based on majority logic is presented. The proposed CMFA consists of only 14 transistors. Simulations are performed by HSPICEExpand
Design of low power multi-ternary digit multiplier in CNTFET technology
TLDR
The proposed multi-digit multiplier structure is based on classical Wallace multiplier and includes various optimized versions of adder and multiplier circuits and shows 16 times reduction in power consumption as well as energy consumption in comparison to previous multiplier design. Expand
CNTFET-Based Ternary Logic Gates
In the recent digital designs, there are certain circumstances where energy efficiency and ease is required, and in such situations, ternary logic (or three-valued logic) is favored. Ternary logic isExpand
Low Power Scalable Ternary Hybrid Full Adder Realization
TLDR
A Hybrid ternary Full Adder is proposed using Conventional Complementary Metal Oxide Semiconductor, Double Pass-transistor Logic, and Pass Transistors to test scalability and shows a superior performance. Expand
A Novel Low-Complexity and Energy-Efficient Ternary Full Adder in Nanoelectronics
TLDR
A novel single-supply ternary successor and predecessor are designed based on the multi-threshold voltage in CNFET, which is more energy efficient than those in the previous works and used to design the Ternary full adder. Expand
DPL-based novel CMOS 1-Trit Ternary Full-Adder
TLDR
A new high-speed, low-power, area-efficient 1-trit Ternary-Full-Adder (TFA) as a building block for wave-pipelined ternary-digital system design is presented, and Balanced input capacitance with structural symmetry makes Double Pass-transistor Logic (DPL) an ideal candidate for this. Expand
...
1
2
3
...

References

SHOWING 1-10 OF 42 REFERENCES
Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics
This paper presents two new efficient ternary Full Adder cells for nanoelectronics. These CNTFET-based ternary Full Adders are designed based on the unique characteristics of the CNTFET device, suchExpand
A novel CNTFET-based ternary logic gate design
This paper presents a novel design of ternary logic inverters using carbon nanotube FETs (CNTFETs). Multiple-valued logic (MVL) circuits have attracted substantial interest due to the capability ofExpand
Design of energy-efficient and robust ternary circuits for nanotechnology
TLDR
These circuits are designed based on the unique properties of CNFETs, such as the capability of setting the desired threshold voltage by changing the diameters of the nanotubes, which makes them very suitable for the multiple- V t design method. Expand
Performance evaluation of CNFET-based logic gates
As the physical gate length of current devices is reduced to below 65 nm, effects (such as large parametric variations and increase in leakage current) have caused the I-V characteristics to beExpand
A novel design methodology to optimize the speed and power of the CNTFET circuits
Carbon nanotubes with their superior properties have proved to be a potential alternative device to CMOS. In this paper, circuit optimization methods for high performance and low power CNFEFT circuitExpand
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
This paper presents a novel design of ternary logic gates using carbon nanotube (CNT) FETs (CNTFETs). Ternary logic is a promising alternative to the conventional binary logic design technique, sinceExpand
Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits
  • A. Raychowdhury, K. Roy
  • Materials Science, Computer Science
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2007
TLDR
The promise of carbon nanotube field-effect transistors as future devices for high-performance as well as low-power electronics is reviewed. Expand
Applying SOI Technology on Carbon Nanotube Transistors
By combining the advantages of the SOI technology and in situ carbon nanotube growth technology, we have realized the local silicon-gate CNFETs with individual device operation, low parasiticExpand
A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking
This paper presents a complete circuit-compatible compact model for single-walled carbon-nanotube field-effect transistors (CNFETs) as an extension to Part 1 of this two-part paper. For the firstExpand
Method for Predicting fT for Carbon Nanotube FETs
A method based on a generic small-signal equivalent circuit for field-effect transistors is proposed for predicting the unity–current–gain frequency for carbon-nanotube devices. The key to the usefulExpand
...
1
2
3
4
5
...