High Performance CNFET-based Ternary Full Adders

@article{Sharifi2017HighPC,
  title={High Performance CNFET-based Ternary Full Adders},
  author={Fazel Sharifi and Atiyeh Panahi and M. H. Moaiyeri and K. Navi},
  journal={IETE Journal of Research},
  year={2017},
  volume={64},
  pages={108 - 115}
}
ABSTRACT This paper investigates the use of carbon nanotube field effect transistors (CNFETs) for the design of ternary full adder cells. The proposed circuits have been designed based on the unique properties of CNFETs such as having desired threshold voltages by adjusting diameter of the CNFETs gate nanotubes. The proposed circuits are examined using HSPICE simulator with the standard 32 nm CNFET technology. The proposed methods are simulated at different conditions such as different supply… Expand
Two novel inverter-based ternary full adder cells using CNFETs for energy-efficient applications
Energy-Efficient and PVT-Tolerant CNFET-Based Ternary Full Adder Cell
Comparative Study of CNTFET Implementations of 1-trit Multiplier
An Efficient, Current-Mode Full-Adder Based on Majority Logic in CNFET Technology
Design of low power multi-ternary digit multiplier in CNTFET technology
Low Power Scalable Ternary Hybrid Full Adder Realization
...
1
2
3
...

References

SHOWING 1-10 OF 42 REFERENCES
Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics
A novel CNTFET-based ternary logic gate design
Performance evaluation of CNFET-based logic gates
A novel design methodology to optimize the speed and power of the CNTFET circuits
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits
  • A. Raychowdhury, K. Roy
  • Materials Science, Computer Science
  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2007
Applying SOI Technology on Carbon Nanotube Transistors
...
1
2
3
4
5
...