High PSRR Full On-Chip CMOS Low Dropout Voltage Regulator for Wireless Applications

@inproceedings{Kamal2013HighPF,
  title={High PSRR Full On-Chip CMOS Low Dropout Voltage Regulator for Wireless Applications},
  author={Zared Kamal and Qjidaa Hassan},
  year={2013}
}
This paper presents a high PSRR full on-chip and area efficient low dropout voltage regulator (LDO), exploiting the nested miller compensation technique with active capacitor (NMCAC) to eliminate the external capacitor. A novel technique is used to boost the important characteristic for wireless applications regulators PSRR. The idea is applied to stabilize the Low dropout regulator. The proposed regulator LDO works with a supply voltage as low as 1.8 V and provides a load current of 50 mA with… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 18 references

A Linear LDO Regulator with Modified NMCF Frequency Compensation Independent of Off-chip Capacitor and ESR

APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems • 2006
View 4 Excerpts
Highly Influenced

A 1.2 V 70 mA low drop-out voltage regulator in 0.13 µm CMOS process

2011 9th IEEE International Conference on ASIC • 2011
View 1 Excerpt

A full on chip CMOS low dropout voltage regulator with VCCS compensation

Gao Leisheng, Zhou Yumei, Wu Bin, Jiang Jianhua
Journal of Semiconductors, • 2010
View 1 Excerpt

Full on-chip and area-efficient CMOS LDO with zero to maximum load stability using adaptative frequency compensation

Ma Haifeng, Zhou Feng
Journal of Semiconductors, • 2010
View 3 Excerpts

, Jose Silva - Martínez “ Full On - Chip CMOS Low - Dropout Voltage Regulator

Ma Haifeng, Zhou Feng
IEEE Transactions On Circuits And Systems — I : Regular Papers , Vol . 54 , No . 9 , September • 2007

A Capacitor-Free CMOS Low-Dropout Regulator

2007 IEEE International Symposium on Circuits and Systems • 2007
View 1 Excerpt

A Low-Dropout Regulator for SoC With $Q$-Reduction

IEEE Journal of Solid-State Circuits • 2007
View 2 Excerpts