High-Level Synthesis for Designing Multimode Architectures

  title={High-Level Synthesis for Designing Multimode Architectures},
  author={Caaliph Andriamisaina and Philippe Coussy and Emmanuel Casseau and Cyrille Chavet},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
This paper addresses the design of multimode architectures for digital signal and image processing applications. We present a dedicated design flow and its associated high-level synthesis tool, named GAUT. Given a unified description of a set of time-wise mutually exclusive tasks and their associated throughput constraints, a single register transfer level hardware architecture optimized in area is generated. In order to reduce the register, the steering logic, and the controller complexities… CONTINUE READING


Publications citing this paper.
Showing 1-10 of 12 extracted citations

Allocation of optimal reconfigurable array using graph merging technique

2014 International Conference on Embedded Systems (ICES) • 2014
View 11 Excerpts
Highly Influenced

A runtime adaptive controller for supporting hardware components with variable latency

2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS) • 2011
View 4 Excerpts
Highly Influenced

An automated flow for the High Level Synthesis of coarse grained parallel applications

2013 International Conference on Field-Programmable Technology (FPT) • 2013
View 1 Excerpt

Dynamic branch prediction for high-level synthesis

2013 23rd International Conference on Field programmable Logic and Applications • 2013
View 6 Excerpts

A Rapid Methodology for Multi-mode Communication Circuit Generation

2012 25th International Conference on VLSI Design • 2012
View 2 Excerpts


Publications referenced by this paper.
Showing 1-10 of 26 references

GAUT: A High-Level Synthesis Tool for DSP Applications

P. Coussy, C. Chavet, +3 authors E. Martin
View 2 Excerpts

High-Level Synthesis: From Algorithm to Digital Circuit

P. Coussy, A. Morawiec
View 2 Excerpts

A design flow dedicated to multi-mode architectures for DSP applications

2007 IEEE/ACM International Conference on Computer-Aided Design • 2007
View 20 Excerpts

A flexible architecture for block turbo decoders using BCH or Reed-Solomon components codes

IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) • 2006

Increasing hardware efficiency with multifunction loop accelerators

Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06) • 2006
View 3 Excerpts

Efficient datapath merging for partially reconfigurable architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2005
View 2 Excerpts

Highly flexible multi-mode system synthesis

2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05) • 2005
View 3 Excerpts

Similar Papers

Loading similar papers…