High-Level Modeling and Exploration of Reconfigurable MPSoCs

This paper presents a novel methodology for modeling partially dynamic reconfigurable hardware at transaction-level. We cover the lack of tools and mechanisms for the design of reconfigurable logic at system-level and for the exploration of the different configurations of such architectures. The presented mechanisms have been implemented in ReSP, a… (More)