Hierarchical FPGA placement

  title={Hierarchical FPGA placement},
  author={Shawki Areibi and Gurman Grewal and Dilip Banerji and Peijun Du},
  journal={Canadian Journal of Electrical and Computer Engineering},
Field-programmable gate arrays (FPGAs) are semiconductor chips that can realize most digital circuits on site by specifying programmable logic and their interconnections. The use of FPGAs has grown almost exponentially because they dramatically reduce design turnaround time and startup cost for electronic products compared with traditional application-specific integrated circuits (ASICs). Efficient computer-aided-design tools are required to compile hardware descriptions into bitstream files… CONTINUE READING
Highly Cited
This paper has 20 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 11 extracted citations

Modular placement for interposer based multi-FPGA systems

2016 International Great Lakes Symposium on VLSI (GLSVLSI) • 2016
View 16 Excerpts
Highly Influenced

An Alternate Algorithmic Approach to FPGA Placement

2018 9th International Conference on Computing, Communication and Networking Technologies (ICCCNT) • 2018
View 2 Excerpts

Component based design using constraint programming for module placement on FPGAs

2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) • 2013
View 1 Excerpt

A fast recursive detailed routing algorithm for hierarchical FPGAs

Proceedings of the 2011 15th International Conference on Computer Supported Cooperative Work in Design (CSCWD) • 2011
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 26 references

A Clustering Utility Based Approach for ASIC Design

S. Areibi, M. Thompson, A. Vannelli
14th Annual IEEE International ASIC/SOC Conference. Washington, DC: IEEE, ACM, September 2001, pp. 248–252. • 2001
View 6 Excerpts
Highly Influenced

Architecture and CAD for Deep-Submicron FPGAs

V. Betz, J. Rose, A. Marquardt
View 4 Excerpts
Highly Influenced

Logic synthesis and optimization benchmarks

View 3 Excerpts
Highly Influenced

A Spatial Approach to FPGA Cell Placement by Simulated Annealing

M. Wrighton
Master Thesis, California Institute of Technology, Pasadena, California, USA, 2003. • 2003
View 1 Excerpt

Fast Heuristic Techniques for FPGA Placement based on Multilevel Clustering

P. Du
Master Thesis, Dept. of Computing and Information Science, University of Guelph, Guelph, Ontario, Canada, 2003. • 2003
View 2 Excerpts

Similar Papers

Loading similar papers…