Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation

Abstract

We present a routability-driven top-down clustering technique for area and power reduction in clustered FPGAs. This technique is based on a multilevel partitioning approach. It leads to better device utilization, savings in area, and reduction in power consumption. Routing area reduction of 15% is achieved over previously published results. Power dissipation is reduced by an average of 8.5%

DOI: 10.1109/RECONFIG.2005.23

Extracted Key Phrases

3 Figures and Tables

Cite this paper

@article{Marrakchi2005HierarchicalFC, title={Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation}, author={Zied Marrakchi and Hayder Mrabet and Habib Mehrez}, journal={2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05)}, year={2005}, pages={4 pp.-25} }