Hierarchical Design Verification for Large Digital Systems

Abstract

This paper describes a hierarchical design verification system, consisting of a logic verification subsystem, MIXS (1), a timing verification sybsystem, NELTAS(2), and a hierarchical data base. MIXS is a mixed level simulator, which can handle both functional and chip or gate level models with a unified simulation mechanism based on “node” model concept… (More)

9 Figures and Tables

Topics

  • Presentations referencing similar topics