Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs


This paper presents a method for hardware-software cosynthesis with run-time incrementally reconfigurable FPGAs. To reduce the run-time overhead of reconfiguring FPGAs, we present a concept called early partial reconfiguration (EPR) which minimizes the overhead by performing reconfiguration for an operation (or a task in our terms) mapped to an FPGA as early as possible so that the operation is ready to start when its execution is requested. For further reduction of the overhead, we integrate the incremental reconfiguration (IR) of FPGAs with the EPR concept. We present an ILP formulation and an efficient heuristic algorithm based on the EPR and IR concepts. Experiments on embedded system examples and synthetic examples show the efficiency of the proposed method.

DOI: 10.1145/368434.368598

Extracted Key Phrases

10 Figures and Tables

Cite this paper

@article{Jeong2000HardwaresoftwareCF, title={Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs}, author={Byungil Jeong and Sungjoo Yoo and Sunghyun Lee and Kiyoung Choi}, journal={Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)}, year={2000}, pages={169-174} }