Hardware implementation of montgomery modular multiplication algorithm using iterative architecture

  title={Hardware implementation of montgomery modular multiplication algorithm using iterative architecture},
  author={Antonius P. Renardy and Nur Ahmadi and Ashbir A. Fadila and Naufal Shidqi and Trio Adiono},
  journal={2015 International Seminar on Intelligent Technology and Its Applications (ISITIA)},
Modular multiplication is an integral part of RSA cryptosystems and its performance heavily determines the performance of the encryption hardware. This paper provides a hardware implementation of Montgomery's modular multiplication algorithm using iterative architecture. The propsed design is implemented in Verilog HDL and simulated functionally using ModelSim Altera 10.1E. The synthesis is performed using Altera Quartus II 9.1 with target FPGA board Altera DE2-70. The proposed design consumes… CONTINUE READING
2 Citations
14 References
Similar Papers


Publications citing this paper.


Publications referenced by this paper.
Showing 1-10 of 14 references

On the complexity of vlsi implementations and graph representations of boolean functions with application to integer multiplication

  • R. E. Bryant
  • Computers, IEEE Transactions on, vol. 40, no. 2…
  • 1991
1 Excerpt

Modular multiplication without trial division

  • P. L. Montgomery
  • Mathematics of computation, vol. 44, no. 170, pp…
  • 1985
2 Excerpts

Similar Papers

Loading similar papers…