Hardware implementation of a VDPCM using parallel processing architecture

  • K. S. Thyagarajan
  • Published 1989 in
    Conference Proceeding IEEE Pacific Rim Conference…

Abstract

A parallel processing architecture is described to implement the VDPCM encoder/decoder hardware for real-time image coding applications. The architecture consists of processing elements in modular form, and each module is designed around AT&T's DSP32 chip. The system is flexible and expandable. The hardware was used to encode images at a rate of 0.5 bit… (More)

Topics

2 Figures and Tables

Slides referencing similar topics