Hardware design for the 32×32 IDCT of the HEVC video coding standard

Abstract

This paper is focused in the inverse transforms defined in the video coding standard HEVC - High Efficiency Video Coding. The transforms stage is one of the innovations proposed by HEVC since it allows the use of the biggest number of transforms sizes (four) and also the biggest transform sizes (till 32×32) when compared with previous standards. The inverse DCT is performed by the video encoder and decoder as well. This paper presents an efficient hardware design for the 32×32 HEVC IDCT based on the separability principle. The hardware design was planned to reach real time processing (at least 30 frames per second) for high resolution videos, exploiting a high parallelism level (32 samples consumed per clock cycle). The architecture was also planned to reach a low latency and a low cost, then it was designed in a purely combinational way and using a multiplierless approach. The synthesis process was targeted to an Altera Stratix IV FPGA. The synthesis results show that the designed architecture is capable to process more than 30 QFHD frames (3840×2160 pixels) per second, with a latency of 33 clock cycles.

10 Figures and Tables

Showing 1-10 of 19 references

High Efficiency Video Coding (ITU-T Rec.H.265)

  • Jct-Vc Editors, Itu-T Recommendation
  • 2013
1 Excerpt

A Multiplication-free Digital Architecture for 16x16 2-D DCT/DST Transform for HEVC

  • A Edirisuriya
  • 2012

HM9: High Efficiency Video Coding (HEVC) Test Model 9 Encoder Description

  • 2012

High Efficiency Video Coding (HEVC) text specification draft 9

  • 2012