Hardware Prototyping of an Efficient Encryption Engine

  title={Hardware Prototyping of an Efficient Encryption Engine},
  author={Muhammad Ibn Ibrahimy and Mamun Bin Ibne Reaz and Khandaker Asaduzzaman and Sazzad Hussain},
An approach to develop the FPGA of a flexible key RSA encryption engine that can be used as a standard device in the secured communication system is presented. The VHDL modeling of this RSA encryption engine has the unique characteristics of supporting multiple key sizes, thus can easily be fit into the systems that require different levels of security. A simple nested loop addition and subtraction have been used in order to implement the RSA operation. This has made the processing time faster… CONTINUE READING


Publications citing this paper.


Publications referenced by this paper.
Showing 1-5 of 5 references

FPGA Implementation of RSA Public-Key Cryptographic Coprocessor

  • M. K. Hani, T. S. Lin, N. Shaikh-Husin
  • Proceedings of TENCON, vol. 3, pp. 6-11, Kuala…
  • 2000
3 Excerpts

Implementation of 1024-bit Modular Processor for RSA Cryptosystem

  • Y. S. Kim, W. S. Kang, J. R. Choi
  • Proceedings of Asia-Pasific Conference on ASIC…
  • 2000
1 Excerpt

RSA Hardware Implementation

  • C. K. Koc
  • Technical Report TR 801”, RSA Laboratories,
  • 1996
2 Excerpts

Similar Papers

Loading similar papers…