Hardware Design of Approximate Matrix Multiplier based on FPGA in Verilog

@article{Gupta2020HardwareDO,
  title={Hardware Design of Approximate Matrix Multiplier based on FPGA in Verilog},
  author={Ankit Gupta and Kriti Suneja},
  journal={2020 4th International Conference on Intelligent Computing and Control Systems (ICICCS)},
  year={2020},
  pages={496-498}
}
  • Ankit Gupta, Kriti Suneja
  • Published 2020
  • Computer Science
  • 2020 4th International Conference on Intelligent Computing and Control Systems (ICICCS)
Approximate computing has emerged as a new paradigm for the energy-efficient design of circuits and systems. It enables highly efficient hardware and software implementations by exploiting the inherent resilience of applications to in-exactness in their computations. In this work, hardware implementation of Matrix Multiplier based on approximate computing is modeled in VERILOG Hardware Description Language (HDL). The target device used for synthesis is xc7a100t-3csg324 in Xilinx. Simulations… Expand

Figures from this paper

Fast Approximate Matrix Multiplier based on Dadda Reduction and Carry Save Ahead Adder
Exact computation techniques require a high amount of resources and time. But the need of today’s Electronics world is a system that is faster and requires less area. Approximate Computing hasExpand
AN EFFICIENT FPGA IMPLEMENTATION OF THE CLOCK GATED RSFQ MATRIX MULTIPLIER
Multiplier is the most important blocks in many digital Image/signal processors. It is used to implement the filter blocks, down and up samplers, etc., hence, the designing of low cost low powerExpand
Physical unclonable function based proof-carrying approximate circuits
TLDR
A proof-carrying based on Physical Unclonable Function (PUF) as a response to the proposed IP core approximation accuracy can be formally verified by the purchaser for formal verification at a portion of the usual computational cost. Expand

References

SHOWING 1-10 OF 11 REFERENCES
High-performance and energy-efficient approximate multiplier for error-tolerant applications
TLDR
Simulation results of 16×16 multipliers show that area, delay, and power saving are significantly improved by the proposed multiplier compared to the conventional binary multiplier. Expand
Carry based approximate full adder for low power approximate computing
TLDR
A new gate level logic modification approach for approximation of full adder to take advantage of the relaxation of numerical exactness and demonstrate the concept by proposing various imprecise approximate type full adders with reduced complexity at the gate level, and utilize them to design approximate multi-bit adders. Expand
Approximate computing: An emerging paradigm for energy-efficient design
TLDR
This paper reviews recent progress in the area, including design of approximate arithmetic blocks, pertinent error and quality measures, and algorithm-level techniques for approximate computing. Expand
Low-Power Approximate Multipliers Using Encoded Partial Products and Approximate Compressors
TLDR
For the first time, the applicability and practicality of approximate multipliers in multiple-input multiple-output antenna communication systems with error control coding are shown. Expand
A Survey of Techniques for Approximate Computing
TLDR
A survey of techniques for approximate computing (AC), which discusses strategies for finding approximable program portions and monitoring output quality, techniques for using AC in different processing units, processor components, memory technologies, and so forth, as well as programming frameworks for AC. Expand
Probabilistic Error Modeling for Approximate Adders
TLDR
A generic methodology for analytical modeling of probability of occurrence of error and the Probability Mass Function of error value in a selected class of approximate adders is presented, which can serve as performance metrics for the comparative analysis of various adders and their configurations. Expand
Low Power Approximate Multipliers With Truncated Carry Propagation for LSBs
TLDR
Four multipliers using the proposed architecture are simulated in standard CMOS 180 / 65 nm technology node and three approximate full adders are presented and placed in specific manner to increase the performance of proposed multiplier architecture. Expand
Approximate computing and the quest for computing efficiency
TLDR
The vision and key principles that have guided the work in approximate computing are described, a holistic cross-layer framework for approximate computing is outlined, and the emergence of workloads such as recognition, mining, search, data analytics, inference and vision are greatly increasing the opportunities for approximation computing. Expand
Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications
TLDR
This brief proposes multiplier architectures that can tradeoff computational accuracy with energy consumption at design time and demonstrates that such a small computational error does not notably impact the quality of DSP and the accuracy of classification applications. Expand
Approximate Computing with Approximate Circuits: Methodologies and Applications
  • ESWEEK
  • 2017
...
1
2
...