Hardware Architecture of a Parallel Pattern Matching Engine

Abstract

Several network security and QoS applications require detecting multiple string matches in the packet payload by comparing it against predefined pattern set. This process of pattern matching at line speeds is a memory and computation intensive task. Hence, it requires dedicated hardware algorithms. This paper describes the hardware architecture of a… (More)
DOI: 10.1109/ISCAS.2007.378482

Topics

9 Figures and Tables

Slides referencing similar topics