• Corpus ID: 239009858

Hardware Architecture of Layered Decoders for PLDPC-Hadamard Codes

  title={Hardware Architecture of Layered Decoders for PLDPC-Hadamard Codes},
  author={Peng W. Zhang and Francis Chung-Ming Lau and Chiu-Wing Sham},
Protograph-based low-density parity-check Hadamard codes (PLDPC-HCs) are a new type of ultimateShannon-limit-approaching codes. In this paper, we propose a hardware architecture for the PLDPC-HC layered decoders. The decoders consist mainly of random address memories, Hadamard sub-decoders and control logics. Two types of pipelined structures are presented and the latency and throughput of these two structures are derived. Implementation of the decoder design on an FPGA board shows that a… 


High-throughput layered decoder implementation for quasi-cyclic LDPC codes
This paper presents a high-throughput decoder design for the Quasi-Cyclic (QC) Low-Density Parity-Check (LDPC) codes. Two new techniques are proposed, including parallel layered decoding architecture
High-Speed LDPC Decoders Towards 1 Tb/s
A multi-core architecture based on full row parallel layered LDPC decoder with frame interleaving with a significant gain both in area efficiency and energy efficiency while keeping the ability to offer flexibility in code rate, number of iterations and early stop is proposed.
A 2.0 Gb/s Throughput Decoder for QC-LDPC Convolutional Codes
The proposed LDPCCC decoder adopts a dynamic message storage in the memory and uses a simple address controller, and efficiently combines the memories in the pipelining processors into a large memory block to take advantage of the data-width of the embedded memory in a modern field-programmable gate array (FPGA).
A High-Throughput LDPC Decoder Architecture With Rate Compatibility
A high-throughput decoder architecture for rate-compatible (RC) low-density parity-check (LDPC) codes which supports arbitrary code rates between the rate of mother code and 1.16e (WiMax) standard is presented.
Optimization Techniques for the Efficient Implementation of High-Rate Layered QC-LDPC Decoders
Three techniques that can be used to implement an efficient reordered layered decoder are presented and results show that the throughput-to-area ratio (TAR) increases by 58.9% without sacrificing error-rate performance.
A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes
A new class of quasi-cyclic low-density parity-check (QC-LDPC) codes, namely cyclically-coupled QC-LD PCs, and their RAM-based decoder architecture, which can achieve throughput and error performance as excellent as LDPC convolutional codes, but with much lower hardware requirements are proposed.
High-Throughput Turbo Decoder With Parallel Architecture for LTE Wireless Communication Standards
  • R. Shrestha, R. Paily
  • Computer Science
    IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2014
The logarithmic-Bahl-Cocke-Jelinek-Raviv (LBCJR) algorithm used in MAP decoders is presented, and an ungrouped backward recursion technique for the computation of backward state metrics is presented.
A Survey of FPGA-Based LDPC Decoders
This paper explores the key factors involved in FPGA-based LDPC decoder design and presents an extensive review of the current literature, offering recommendations that will facilitate fairer comparisons of future designs, as well as opportunities for improving the design of FPGC-basedLDPC decoders.
Protograph-based LDPC-Hadamard Codes
We propose a novel type of ultimate-Shannon-limit-approaching codes, namely protograph-based low-density parity-check Hadamard (PLDPC-Hadamard) codes in this paper. We also propose a systematic way
Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling
The hybrid normalized MS algorithm with TDMP scheduling is presented to achieve good performance and to lower the complexity of low-density parity-check (LDPC) codes with turbodecoding message-passing (TDMP) scheduling.