Corpus ID: 15993686

Hardware / Software partitioning approach for embedded system design based on Genetic Algorithm

  title={Hardware / Software partitioning approach for embedded system design based on Genetic Algorithm},
  author={Mohammed Riabi and Yassine Manai and Joseph Hagg{\`e}ge},
In this paper, a new method is proposed to resolve Hardware/Software (Hw/Sw) partitioning problem for AC drive applications using Field Programmable Gate Array (FPGA) based controllers that are dedicated to power electronics and drives applications. This work aims to optimize a multi-objective problem. The proposed Hw/Sw partitioning approach is based on binary Genetic Algorithm (GA). This procedure takes into account the heterogeneous constraints such as the control requirements and the… Expand

Figures from this paper

New Multi-objective Approaches for Hardware/Software Partitioning Problem in Co- design process
Two algorithms for Hw/Sw partitioning problem resolution with multi-objective optimization were presented in this paper. This work has been conducted respecting several constraints for AC driveExpand


A Hardware-Software Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded Systems
A hardware-software partitioning and scheduling approach for DRESs, based on genetic algorithm (GA) and an improved list scheduling algorithm, which can tackle multirate, real-time, periodic systems. Expand
Integrated Heuristic for Hardware/Software Co-design on Reconfigurable Devices
  • Peng Liu, W. Jigang, Yongji Wang
  • Computer Science
  • 2012 13th International Conference on Parallel and Distributed Computing, Applications and Technologies
  • 2012
A hybrid algorithm derived from Tabu Search and Simulated Annealing is proposed for solving the HW/SW partitioning problem and it is shown that, the proposed algorithms produce better performance than the previoPus methods cited in this paper. Expand
A Novel Approach to Hardware/Software Partitioning for Reconfigurable Embedded Systems
A innovative algorithm for task partition and scheduling is proposed based on new features of reconfigurable hardware such as dynamic reconfiguration and the delay of reconfigurement to overcome the traditional trade-off between flexibility and performance in the design of computer architectures. Expand
Hardware/Software Codesign Guidelines for System on Chip FPGA-Based Sensorless AC Drive Applications
This paper aims to provide Hardware/Software codesign guidelines for system-on-chip field-programmable gate array-based sensorless ac drive applications by presenting an efficient Hw/Sw partitioning procedure, taking into account both the control requirements and the architectural constraints. Expand
New Approach for Hardware/Software Embedded System Conception Based on the Use of Design Patterns
This paper deals with a new hardware/software embedded system design methodology based on design pattern approach by development of a new design tool called smartcell, and specification and integration of an intelligent controller on heterogeneous platform are considered to illustrate the proposed approach. Expand
Hardware / Software Partitioning and Scheduling Algorithms for Dynamically Reconfigurable Architectures
The use of dynamically reconfigurable logic (DRL) in the design of embedded systems has added a new dimension to the hardware/software co-synthesis problem. The spatial computing advantage andExpand
A New Approach for Task Level Computational Resource Bi-partitioning
An essential problem for hardware/software codesign is the partitioning of an application onto the computational resources. This paper presents a novel approach for the task level resourceExpand
Novel Genome Coding of Genetic Algorithms for the System Partitioning Problem
In this work, the internal mechanisms of this optimisation technique are thoroughly investigated and severe shortcomings of standard implementations of genetic algorithms are identified. Expand
Hardware/Software Codesign Guidelines for System on Chip FPGA-Based Sensorless AC Drive Applications,”IEEE
  • Trans. On. Industrial. Informatics,
  • 2013
Contribution of FPGA-based System-on-Chip controllers for embedded AC drive applications”, Universite De Cergy Pantoise, Labortoire SATIE – UCP/UMR 8029, 1 rue d’Eragny
  • Neuville sur Oise France,
  • 2011