HLS-l: High-level synthesis of high performance latch-based circuits

Abstract

An inherent performance gap between custom designs and ASICs is one of the reasons why many designers still start their designs from register transfer level (RTL) description rather than from behavioral description, which can be synthesized to RTL via high-level synthesis (HLS). Sequencing overhead is one of the factors for this performance gap; the choice… (More)

Topics

8 Figures and Tables

Slides referencing similar topics