HEVC Hardware Decoder Implementation for UHD Video Applications


In this paper, an efficient hardware architecture that exploits parallel processing for HEVC decoders is proposed by introducing (i) a Coding Tree Unit (CTU)-level pipelined architecture for single-core based processing; and (ii) a multi-core based parallel processing architecture for picture partition decoding with low latency while not requiring… (More)


2 Figures and Tables

Slides referencing similar topics