HDL-based modeling of embedded processor behavior for retargetable compilation

@inproceedings{Laupers1998HDLbasedMO,
  title={HDL-based modeling of embedded processor behavior for retargetable compilation},
  author={Rainer Laupers},
  year={1998}
}
  • Rainer Laupers
  • Published 1998
  • Computer Science
  • The concept of retargetability enables compiler technology to keep pace with the increasing variety of domain-specific embedded processors. In order to achieve user retargetability, powerful processor modeling formalisms are required. Most of the recent modeling formalisms concentrate on horizontal, VLIW-like instruction formats. However, for encoded instruction formats with restricted instruction-level parallelism (ILP), a large number of ILP constraints might need to be specified, resulting… CONTINUE READING
    7 Citations

    Topics from this paper

    Processor/memory co-exploration on multiple abstraction levels
    • 25
    • PDF
    Automatic software toolkit generation for embedded systems-on-chip
    • 19
    Retargetable generation of TLM bus interfaces for MP-SoC platforms
    • Andreas Wieferink, R. Leupers, +4 authors T. Kogel
    • Computer Science
    • 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05)
    • 2005
    • 9
    • PDF
    A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms
    • 73
    • PDF
    Software Performance Estimation in MPSoC Design
    • 28
    • PDF
    Early ISS Integration into Network-on-Chip Designs
    • 8
    • PDF
    Estimativa de Desempenho de Software e Consumo de Energia em MPSoCs
    • 2
    • PDF

    References

    SHOWING 1-10 OF 15 REFERENCES
    Describing instruction set processors using nML
    • 304
    • PDF
    A graph based processor model for retargetable code generation
    • 41
    • PDF
    Instruction-set matching and selection for DSP and ASIP code generation
    • C. Liem, T. May, P. Paulin
    • Computer Science
    • Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC
    • 1994
    • 163
    A BDD-based frontend for retargetable compilers
    • R. Leupers, P. Marwedel
    • Computer Science
    • Proceedings the European Design and Test Conference. ED&TC 1995
    • 1995
    • 34
    • PDF
    Translating Signal Flowcharts into Microcode for Custom Digital Signal Processors
    • 15
    • PDF
    An integrated approach to retargetable code generation
    • 56
    • PDF
    Instruction selection using binate covering for code size optimization
    • 55
    Automatic instruction code generation based on trellis diagrams
    • B. Wess
    • Computer Science
    • [Proceedings] 1992 IEEE International Symposium on Circuits and Systems
    • 1992
    • 40