• DOI:10.1109/ISSS.1998.730596
Corpus ID: 61962758

HDL-based modeling of embedded processor behavior for retargetable compilation

@inproceedings{Laupers1998HDLbasedMO,
  title={HDL-based modeling of embedded processor behavior for retargetable compilation},
  author={Rainer Laupers},
  year={1998}
}

Rainer Laupers

Published 1998

Computer Science

The concept of retargetability enables compiler technology to keep pace with the increasing variety of domain-specific embedded processors. In order to achieve user retargetability, powerful processor modeling formalisms are required. Most of the recent modeling formalisms concentrate on horizontal, VLIW-like instruction formats. However, for encoded instruction formats with restricted instruction-level parallelism (ILP), a large number of ILP constraints might need to be specified, resulting… CONTINUE READING

View via Publisher

Save to Library

Create Alert

Cite

Launch Research Feed