Growth of vertically aligned Si wire arrays over large areas (>1 cm^2) with Au and Cu catalysts

  title={Growth of vertically aligned Si wire arrays over large areas (>1 cm^2) with Au and Cu catalysts},
  author={Brendan M. Kayes and Michael A. Filler and Morgan C. Putnam and Michael D. Kelzenberg and Nathan S. Lewis and Harry A. Atwater},
  journal={Applied Physics Letters},
Arrays of vertically oriented Si wires with diameters of 1.5 µm and lengths of up to 75 µm were grown over areas >1 cm^2 by photolithographically patterning an oxide buffer layer, followed by vapor-liquid-solid growth with either Au or Cu as the growth catalyst. The pattern fidelity depended critically on the presence of the oxide layer, which prevented migration of the catalyst on the surface during annealing and in the early stages of wire growth. These arrays can be used as the absorber… 

Figures from this paper

Vertically aligned silicon microwire arrays of various lengths by repeated selective vapor-liquid-solid growth of n-type silicon/n-type silicon

Repeated vapor-liquid-solid (VLS) growth with Au and PH3–Si2H6 mixture gas as the growth catalyst and silicon source, respectively, was used to construct n-type silicon/n-type silicon wire arrays of

Repeated epitaxial growth and transfer of arrays of patterned, vertically aligned, crystalline Si wires from a single Si(111) substrate

Multiple arrays of Si wires were sequentially grown and transferred into a flexible polymer film from a single Si(111) wafer. After growth from a patterned, oxide-coated substrate, the wires were

Vertically Aligned Various Lengths Doped-Silicon Microwire Arrays by Repeated Selective Vapor-Liquid-Solid Growth

We have proposed a growth technique of various lengths, 2-4¿m diameter, conductive-silicon micowire arrays, by repeated vapor-liquid-solid (VLS) growth of n-type silicon, using Au as the growth

Growth of straight silicon nanowires on amorphous substrates with uniform diameter, length, orientation, and location using nanopatterned host-mediated catalyst.

A new approach to solve nonuniformities of Si nanowires (NWs) grown on amorphous substrates by using a mixture of metal catalyst with the material to be grown (i.e., Si), nanopatterns them into desired locations and anneals them.

Wafer-level site-controlled growth of silicon nanowires by Cu pattern dewetting

An approach for the wafer-level synthesis of size- and site-controlled amorphous silicon nanowires (α-SiNWs) is presented in this paper. Microscale Cu pattern arrays are precisely defined on SiO2

Location-Controlled Growth of Vertically Aligned Si Nanowires using Au Nanodisks Patterned by KrF Stepper Lithography.

The location-controlled epitaxial growth of vertically aligned Si nanowire (v-SiNW) arrays over large surface area was investigated with Au nanodisks (AuNDs) patterned by KrF stepper lithography.

Designing Morphology in Epitaxial Silicon Nanowires: The Role of Gold, Surface Chemistry, and Phosphorus Doping.

Under optimized growth conditions, it is found that abrupt, complex, and arbitrary dopant profiles and morphologies can be encoded in vertical Si NWs, and it is expected that a variety of electronic and photonic applications can be realized with these designed nanostructures.

Tapering control of Si nanowires grown from SiCl₄ at reduced pressure.

It is found that the uncatalyzed Si deposition on NW sidewalls, defined by a radial growth rate, can be enhanced by lowering SiCl(4)/H(2) molar ratio, applying higher gas flow rate, or reducing growth pressure.



Synthesis of High Density, Size-Controlled Si Nanowire Arrays via Porous Anodic Alumina Mask

Porous anodic alumina (PAA) masks are employed for the template synthesis of high density silicon nanowire (SiNW) arrays on a silicon substrate by the vapor−liquid−solid method. The uniform-sized

Synthesis of Vertical High‐Density Epitaxial Si(100) Nanowire Arrays on a Si(100) Substrate Using an Anodic Aluminum Oxide Template

Because of their unique electrical and optical properties, Si nanowires have attracted considerable attention, and already a number of devices based on Si nanowires as building blocks have been

Diameter-dependent growth direction of epitaxial silicon nanowires.

It is suggested that the interplay of the liquid-solid interfacial energy with the silicon surface energy expressed in terms of an edge tension is responsible for the change of the growth direction.

Control of the Size and Position of Silicon Nanowires Grown via the Vapor-Liquid-Solid Technique

The diameter and position of vapor-liquid-solid (VLS) grown Si nanowires can be controlled by exploiting the difference in Au condensation coefficient on Si and SiO2 surfaces at elevated temperature.

Si nanowires synthesized with Cu catalyst

Semiconductor nanowires: from self-organization to patterned growth.

This Review discusses the various growth processes, with a focus on the vapor-liquid-solid process, which offers an opportunity for the control of spatial positioning of nanowires.

Comparison of the device physics principles of planar and radial p-n junction nanorod solar cells

A device physics model has been developed for radial p-n junction nanorod solar cells, in which densely packed nanorods, each having a p-n junction in the radial direction, are oriented with the rod

Impurities in silicon solar cells

The effects of various metallic impurities, both singly and in combinations, on the performance of silicon solar cells have been studied. Czochralski crystals were grown with controlled additions of