Generating high-performance arithmetic operators for FPGAs


This article addresses the development of complex, heavily parameterized and flexible operators to be used in FPGA-based floating-point accelerators. Languages such as VHDL or Verilog are not ideally suited for this task. The main problem is the automation of problems such as parameterdirected or target-directed architectural optimization, pipeline… (More)


2 Figures and Tables

Slides referencing similar topics