Generating fast logic circuits for m-select n-port Round Robin Arbitration

  title={Generating fast logic circuits for m-select n-port Round Robin Arbitration},
  author={H. Fatih Ugurdag and Fatih Temizkan and Sezer G{\"o}ren},
  journal={2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)},
This paper generalizes the problem of Round Robin Arbitration (RRA) from 1-select to m-select (mRRA) and offers new circuit architectures for it. RRAs are found in networking equipment and computer systems with high throughput buses. We first propose fast/novel circuits for the fundamental problem of finding the first m 1's in an n-bit vector (from the left or right), i.e., generalized m-select Priority Encoder (mPE). The obvious solution to mPE is cascading m regular (1-select) PEs. Our… CONTINUE READING
2 Citations
13 References
Similar Papers


Publications citing this paper.
Showing 1-2 of 2 extracted citations


Publications referenced by this paper.
Showing 1-10 of 13 references

and B

  • H. F. Ugurdag, F. Temizkan, O. Baskirt
  • Yuce, “Fast two-pick n2n round-robin arbiter…
  • 2012
Highly Influential
6 Excerpts

Baskirt, “Fast parallel prefix logic circuits for n2n round-robin arbitration,

  • O.H.F. Ugurdag
  • Microelectronics Journal,
  • 2012
Highly Influential
4 Excerpts

and K

  • G. Dimitrakopoulos, N. Chrysos
  • Galanopoulos, “Fast arbiters for on-chip network…
  • 2008
3 Excerpts

and J

  • C. E. Savin, T. McSmythurs
  • Czilli, “Binary tree search architecture for…
  • 2004
1 Excerpt

A taxonomy of parallel prefix networks,

  • D. Harris
  • Proc. Asilomar Conf. Signals Syst. Computers…
  • 2003
2 Excerpts

and M

  • N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick
  • Horowitz, “TinyTera: a packet switch core,” IEEE…
  • 1997

Similar Papers

Loading similar papers…