• Published 1996

Generating Regular Arithmetic Circuits with AlpHard

@inproceedings{Moenner1996GeneratingRA,
  title={Generating Regular Arithmetic Circuits with AlpHard},
  author={P. Le Moenner and Laurent Perraudeau and Patrice Quinton and Sanjay V. Rajopadhye and Tanguy Risset},
  year={1996}
}
The eecient vlsi implementation of arithmetics operators requires that design be optimized, both by looking for eecient algorithms, and by producing compact regular layouts. We present AlpHard, a subset of Alpha { a language for the synthesis of regular algorithms. AlpHard is intended for specifying the Register Transfer Level (RTL) representation of an architecture, in such a way that any regularity in the algorithm is preserved. An AlpHard description can be obtained as the result of a formal… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 12 CITATIONS

System level modeling methodology of NoC design from UML-MARTE to VHDL

  • Design Autom. for Emb. Sys.
  • 2012
VIEW 1 EXCERPT
CITES METHODS

Automatic design of VLSI pipelined LMS architectures

  • Proceedings International Conference on Parallel Computing in Electrical Engineering. PARELEC 2000
  • 2000

A systolic library for solving matrix equations

  • Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium
  • 1999
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 15 REFERENCES

Generation automatique de dessins de masques de circuits r eguliers int egr es

Si
  • Th ese de l'universit e de Rennes I
  • 1995

Structuration of the alpha language

Dqr F Dupont De Dinechin, P Quinton, T Risset
  • Massively Parallel Programming Models
  • 1995

G en eration automatique de circuits avec alpha du centaur

Catherine Dez, Dezan
  • Th ese de l'universit e de Rennes I
  • 1993

Madmacs : un outil pour le dessin des masques de r eseaux r eguliers int egr es

Laurent Per, Perraudeau
  • Th ese de l'universit e de Rennes I
  • 1993

The Formal Synthesis of Control Signals for Systolic Arrays

J Xue, Xue
  • The Formal Synthesis of Control Signals for Systolic Arrays
  • 1992

Alpha : un langage equationnel pour la conception et la programmation d'architectures systoliques

Christophe Mau, Mauras
  • Th ese de l'universit e de Rennes I
  • 1989