Generalizing timing predictions to set-associative caches

@article{Mller1997GeneralizingTP,
  title={Generalizing timing predictions to set-associative caches},
  author={Frank M{\"u}ller},
  journal={Proceedings Ninth Euromicro Workshop on Real Time Systems},
  year={1997},
  pages={64-71}
}
Research on the static prediction of worst-case execution time (WCET) of programs has been extended from simple CISC to pipelined RISC processors, and from uncached architectures to direct-mapped instruction caches. This work goes one step further by introducing a framework to handle WCET prediction for set-associative caches. Generalizing the work of static cache simulation of direct-mapped caches to set-associative caches, a formalization of the new method is given and the operational… CONTINUE READING

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 27 CITATIONS

Hardware-Based Performance Enhancement Guaranteed Caches

  • 2015 IEEE 18th International Symposium on Real-Time Distributed Computing
  • 2015
VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

A Real-Time Instruction Cache with High Average-Case Performance

  • 2014 IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing
  • 2014
VIEW 1 EXCERPT

Reducing worst-case execution time of hybrid SPM-caches

  • 2013 IEEE 32nd International Performance Computing and Communications Conference (IPCCC)
  • 2013
VIEW 1 EXCERPT
CITES METHODS

Predicated Worst Case Execution Time Analysis

  • Ada-Europe
  • 2009
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-7 OF 7 REFERENCES

dueller. Stat ic Cache Simulation and its Applicot ions

F. Ill
  • PhD thesis. Dept. of CS, Florida State Universitv
  • 1994

Real- Time Susterns

N. Zhang. A. Burns., M. Nicholson. Pipelined processors, worst case execution times
  • 3.(4):319-343. October
  • 1993

20( 1):46-61

C. L. Liu, James W. Layland. vironment. Jouriolvof the Association Machincry
  • Januarv
  • 1973

Compilers - Pri n c tples, Techniques, and Tools

A. 1.. Aho. R. Sethi, J. D. Ullman
  • Addison- Wesley,
  • 1956

An accurate wor 5 . t c - e timine . analvsis for RISC mocessors

S.-S. Lini. Y. H. Bea. G. T. Jang. B.-D. Rhee, S. L. Min. Y. C. Park

    Cache modeling for real - t h e software : Bevond direct mamed instrur - v tion caches

    A. Wolfe