Gate bounded diode triggered high holding voltage SCR clamp for on-chip ESD protection in HV ICs

@article{Ko2013GateBD,
  title={Gate bounded diode triggered high holding voltage SCR clamp for on-chip ESD protection in HV ICs},
  author={Jae-Hyok Ko and Han-Gu Kim and Jong-Sung Jeon},
  journal={2013 35th Electrical Overstress/Electrostatic Discharge Symposium},
  year={2013},
  pages={1-8}
}
Gate bounded diode triggered high holding voltage SCR ESD clamp for high voltage application is proposed in this paper. A straight-forward gate bounded diode for low triggering voltage can be implemented by LDMOS modification. The holding voltage of this SCR clamp can be effectively increased for safe operating area by adding a floating diffusion to the LDMOS based LVTSCR. This proposal was verified by TCAD simulation, TLP analysis and ESD test. 

Citations

Publications citing this paper.
Showing 1-5 of 5 extracted citations

References

Publications referenced by this paper.
Showing 1-8 of 8 references

Statically triggered active ESD clamps for high-voltage applications

Electrical Overstress / Electrostatic Discharge Symposium Proceedings 2012 • 2012
View 1 Excerpt

Improving the ESD self-protection capability of integrated power NLDMOS arrays

Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010 • 2010
View 1 Excerpt

Source-side engineering to increase holding voltage of LDMOS in a 0.5-m 16-V BCD technology to avoid latch-up failure

2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits • 2009
View 1 Excerpt

Measurement on snapback holding voltage of high-voltage LDMOS for latch-up consideration

APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems • 2008
View 1 Excerpt

High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation

2002 Electrical Overstress/Electrostatic Discharge Symposium • 2002
View 1 Excerpt

Similar Papers

Loading similar papers…