Gate-Controlled Reverse Recovery for Characterization of LDMOS Body Diode

@article{ElhamiKhorasani2014GateControlledRR,
  title={Gate-Controlled Reverse Recovery for Characterization of LDMOS Body Diode},
  author={Arash Elhami Khorasani and Mark Griswold and Terry L. Alford},
  journal={IEEE Electron Device Letters},
  year={2014},
  volume={35},
  pages={1079-1081}
}
Reverse recovery behavior is a useful tool for monitoring lifetime variations in the body diode of power MOSFETs. However, correct interpretation of the laterally diffused MOSFET (LDMOS) reverse recovery is challenging and requires special attention. This is due to the fact that the stored charges in the LDMOS drift region can flow from two different directions with each having different lifetime values. By studying the effects of diode reverse bias and gate voltage on the current flow… 

Figures from this paper

Reverse Recovery and Carrier Lifetime in Body Diodes of LDMOS Transistors

In this work, we investigate the reverse recovery charge Q<inf>rr</inf> and carrier lifetime τ<inf>HL</inf> of body diodes of LDMOS transistors with different RESURF concepts. The carrier lifetime

Inserting PN junction in a power device for achieving improved figure of merit

  • M. ZareieeHesam Salami
  • Physics
    2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS)
  • 2018
Lateral double diffused metal oxide semiconductor field effect transistors (LDMOS) in silicon on insulator (SOI) technology are widely applied in power applications. The breakdown voltage is high in

Investigation of reverse recovery effects on the SOA of integrated high frequency power transistors

Switching frequency and switching losses are the dominating factors in power conversion applications. These factors can be controlled at technology development or at IC design with different

Influence of forward current freewheeling time on di/dt robustness of SJ-MOSFET body diode

  • Xin TongZhuo Yang Peng Ye
  • Engineering
    2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)
  • 2017
The influence of forward current freewheeling time on the reverse recovery di/dt robustness of Superjunction (SJ) MOSFET body diode is investigated in detail. It is found that the maximum di/dt

SOI LDMOSFET with Up and Down Extended Stepped Drift Region

To increase the breakdown voltage and decrease the ON resistance, a silicon-on-insulator (SOI) lateral double-diffused metal–oxide–semiconductor field-effect transistor (LDMOSFET) in which the drift

On the Transmission Line Pulse Measurement Technique

Transmission Line Pulse is a short pulse (25ns to 150ns) measurement of the current-voltage (I/V) characteristics of the ESD protection built into an integrated circuit. The short TLP pulses are used

The Study of ESD Robustness of Integrated Circuits with Standard TLP

In this work the ESD performance of BCD technology will be investigated at circuit level. Different types of structures and the layout effect on ESD robustness will be addressed. The correlation

A new 1200 V HVIC with high side edge trigger in order to solve the latch on failure by the negative VS surge

The experimental results show the latch on failure no longer occurs on the new 1200 V HVIC because it doesn't overlap the VS recovery period and the RESET pulse period.

Modeling of interelectrode parasitic elements of V-groove SiC MOSFET

We propose a physics-based model of interelectrode parasitic elements of a Vgroove SiC power MOSFET with buried p-layers. The proposed model considers the voltage dependence of parasitic resistances

References

SHOWING 1-7 OF 7 REFERENCES

Analysis and characterization of P-N junction diode switching

A new charge control model of a p-n junction diode is introduced in which the reverse current i R as well as the forward current I F are related to the charge Q stored in the base region by time

Accurate simulation of fast ion irradiated power devices

Modified Pulsed MOS Capacitor for Characterization of Ultraclean Thin ${\rm p}/{\rm p}^{+}$ Silicon Epitaxial Layers

We develop a modified pulsed MOS technique for measuring generation lifetime in ultraclean and thin p/p+ epitaxial layers, which can be used to detect metallic impurities with densities as low as

Advanced Power MOSFET Concepts

D-MOSFET Structure.- U-MOSFET Structure.- SC-MOSFET Structure.- CC-MOSFET Structure.- GD-MOSFET Structure.- SJ-MOSFET Structure.- Integral Diode.- SiC Planar MOSFET Structures.- Synopsis.

Process-induced defects in silicon: A never ending story

  • Proc. 195th Electrochem. Soc. Meeting, 1999, pp. 1–317.
  • 1999