Garbled EDA: Privacy Preserving Electronic Design Automation

@article{Hashemi2022GarbledEP,
  title={Garbled EDA: Privacy Preserving Electronic Design Automation},
  author={Mohammad Hashemi and Steffi Roy and Fatemeh Ganji and Domenic Forte},
  journal={Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design},
  year={2022}
}
  • M. HashemiSteffi Roy Domenic Forte
  • Published 7 August 2022
  • Computer Science
  • Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design
The complexity of modern integrated circuits (ICs) necessitates collaboration between multiple distrusting parties, including third-party intellectual property (3PIP) vendors, design houses, CAD/EDA tool vendors, and foundries, which jeopardizes confidentiality and integrity of each party's IP. IP protection standards and the existing techniques proposed by researchers are ad hoc and vulnerable to numerous structural, functional, and/or side-channel attacks. Our framework, Garbled EDA, proposes… 
View on ACM
[PDF] Semantic Reader

Figures and Tables from this paper

References

SHOWING 1-10 OF 31 REFERENCES

How Not to Protect Your IP – An Industry-Wide Break of IEEE 1735 Implementations

This paper outlines structural weaknesses in IEEE 1735 that cannot be fixed with cryptographic solutions and thus render the standard inherently insecure, and is the first to publicly disclose three RSA-based white-box schemes used in real-world products and present cryptanalytical attacks for all of them, finally resulting in key recovery.

Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA

This paper introduces hardware security for the EDA community, and reviews prior (academic) art for EDA-driven security evaluation and implementation of countermeasures.

Standardizing Bad Cryptographic Practice: A Teardown of the IEEE Standard for Protecting Electronic-design Intellectual Property

An analysis of IEEE standard P1735, which describes methods for encrypting electronic-design intellectual property (IP), as well as the management of access rights, finds a surprising number of cryptographic mistakes that enable attack vectors that allow the entire underlying plaintext IP to be recovered.

Threats on Logic Locking: A Decade Later

A decade of research on hardware obfuscation from an attacker perspective is reviewed, attack and defense lessons learned are elaborate, and future directions that could be exploited for building stronger defenses are discussed.

FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs

A novel design flow to prevent IC overproduction and IP overuse is proposed, using an existing logic encryption technique to obfuscate the netlist of an SoC or a 3PIP and a modification to enable manufacturing tests before the activation of chips which is absolutely necessary to prevent overproduction.

ARM2GC: Succinct Garbled Processor for Secure Computation

The introduction of SkipGate greatly enhances the performance of ARM2GC by omitting costs of the gates associated with the instructions of the compiled binary, which is known by both parties involved in the computation.

Logic Locking: A Survey of Proposed Methods and Evaluation Metrics

This paper surveys logic locking approaches and discusses locking quality in hiding expected behavior and in resisting to attacks, and concludes that only unlocked IPs/ICs can be used properly while locked ones produce erroneous data.

Fast Cut-and-Choose-Based Protocols for Malicious and Covert Adversaries

A cut-and-choose protocol for secure computation based on garbled circuits, with security in the presence of malicious adversaries, that vastly improves on all previous protocols of this type and relies on the decisional Diffie–Hellman assumption.

An Efficient Protocol for Secure Two-Party Computation in the Presence of Malicious Adversaries

An efficient secure two-party protocol, based on Yao’s construction, which provides security against malicious adversaries and combines techniques from folklore along with new techniques for efficiently proving consistency of inputs.

Analysis and design of active IC metering schemes

This work analyzes the protocols of two active hardware metering schemes that were recently proposed and suggests more efficient and secure versions for both.