GTX: the MARCO GSRC technology extrapolation system

@inproceedings{Caldwell2000GTXTM,
  title={GTX: the MARCO GSRC technology extrapolation system},
  author={Andrew E. Caldwell and Yu Cao and Andrew B. Kahng and Farinaz Koushanfar and Hua Lu and Igor L. Markov and Michael Oliver and Dirk Stroobandt and Dennis Sylvester},
  booktitle={DAC},
  year={2000}
}
Technology extrapolation — the calibration and prediction of achievable design in future technology generations — drives the evolution of VLSI system architectures, design methodologies, and design tools. This paper describes initial experiences with development and use of GTX, the MARCO GSRC Technology Extrapolation system. GTX provides a robust, portable framework for interactive specification and comparison of modeling choices, e.g., for predicting system cycle time, die size and power… CONTINUE READING
Highly Cited
This paper has 51 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 34 extracted citations

Understanding CMOS Technology Through TAMTAMS Web

IEEE Transactions on Emerging Topics in Computing • 2016
View 3 Excerpts

The ITRS design technology and system drivers roadmap: Process and status

2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC) • 2013
View 2 Excerpts

TAMTAMS: A flexible and open tool for UDSM process-to-system design space exploration

2012 13th International Conference on Ultimate Integration on Silicon (ULIS) • 2012
View 3 Excerpts

51 Citations

0510'99'03'08'13'18
Citations per Year
Semantic Scholar estimates that this publication has 51 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-2 of 2 references

The Test of Time: Clock-Cycle Estimation and Test Challenges for Future Microprocessors

P. D. Fisher, R. Nesbitt
IEEE Circuits and Devices Magazine 14(2) (1998), pp. 37-44. • 1998
View 10 Excerpts
Highly Influenced

A Generic System Simulator (GENESYS) for ASIC Technology and Architecture Beyond 2001,”Proc

J. C. Eble, V. K. De, D. S. Wills, J. D. Meindl
ASIC Conf • 1996
View 6 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…