Future memory technology including emerging new memories

@article{Kim2004FutureMT,
  title={Future memory technology including emerging new memories},
  author={K. Y. Kim and Gwanhyeob Koh},
  journal={2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716)},
  year={2004},
  volume={1},
  pages={377-384 vol.1}
}
  • K. Kim, G. Koh
  • Published 16 May 2004
  • Computer Science
  • 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716)
There have been concerns about how far we can extend the so far so successful conventional semiconductor memories Such as DRAM, SRAM and Flash memory and what will be the future directions of memory development. In this article, we will review the key technical limits of conventional memory scaling and the directions to overcome the problem. In addition, we will review the technical challenges and opportunities of emerging. new memories such as ferroelectric RAM (FRAM), magnetic RAM (MRAM) and… 
Future prospects of DRAM: emerging alternatives
TLDR
This paper investigates the technical limitations that conventional DRAM needs to overcome, especially in terms of scaling-down, and discusses the emerging memories that can be used as alternatives to DRAM and points out what advantages they have.
An Advance Architecture of Magnetic Random Access Memory
TLDR
A new architecture of MRAM is proposed in which a single bit line is shared with between two MRAM cells which help to reduce MRAM size in this paper.
Memory Technologies for Mobile Era
For last three decades, semiconductor memory business has greatly grown due to the tremendous progress of electronic data processing (EDP) mainly led by outstanding evolution of PC technology.
Simulation of intrinsic bipolar transistor mechanisms for future capacitor-less eDRAM on bulk substrate
TLDR
This paper studies the feasibility of an innovative capacitorless eDRAM based on intrinsic bipolar transistor on bulk substrate and its applications in embedded DRAM and quantum computing.
New nonvolatile unit memory cell and proposal peripheral circuit using the polymer material
In this paper, we propose a new nonvolatile unit memory cell and proposal peripheral circuit using the polymer material. Memory that relies on bistable behaviorhaving tow states associated with
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
TLDR
This paper proposes various block-based NVRAM write buffer management policies and evaluates the performance improvement of NAND flash memory-based storage systems under each policy and proposes a novel write buffer-aware flash translation layer algorithm, optimistic FTL, which is designed to harmonize well with N VRAM write buffers.
Commercialization of germanium based nanocrystal memory
This thesis explores the commercialization of germanium-based nanocrystal memories. Demand for smaller and faster electronics and embedded systems supports the development of high-density, low-power
A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells
TLDR
This paper describes a TEG (test element group) chip of a reconfigurable logic based FeRAM (ferroelectric random access memory) technology, which brings reconfigured logic devices the advantage of being a genuine power gater.
Detailed Comparisons of Program, Erase and Data Retention Characteristics between P+- and N+-Poly SONOS NAND Flash Memory
TLDR
One of the future nonvolatile memory candidates, SONOS with p+-poly gate, has been fully characterized in cell program/erase operation and data retention performance and its characteristics are very satisfactory and can be easily used as a state-of-the-art flash memory.
A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems
TLDR
This paper proposes a new hybrid storage architecture which consists of PRAM and NAND flash, and devise two novel software schemes for the proposed hybrid architecture; FSMS (File System Metadata Separation) and hFTL (hybrid Flash Translation Layer).
...
1
2
3
...

References

SHOWING 1-10 OF 24 REFERENCES
Flash memory cells-an overview
TLDR
Basic operations and charge-injection mechanisms that are most commonly used in actual flash memory cells are reviewed to provide an understanding of the underlying physics and principles in order to appreciate the large number of device structures, processing technologies, and circuit designs presented in the literature.
Introduction to flash memory
TLDR
The main reliability issues, such as charge retention and endurance, are discussed, together with an understanding of the basic physical mechanisms responsible and an insight into the multilevel approach, where two bits are stored in the same cell, is presented.
DRAM technology perspective for gigabit era
Many challenges emerge as the DRAM enters into a generation of the gigabit density era. Most of the challenges come from the shrink technology which scales down minimum feature size by a factor of
Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications
  • M. Gill, T. Lowrey, J. Park
  • Computer Science
    2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)
  • 2002
The development status of Ovonic Unified Memory (OUM), a phase-change non-volatile semiconductor memory technology for VLSI stand-alone memory and embedded applications, is discussed. Using 0.18 μm 3
Magnetoresistive random access memory using magnetic tunnel junctions
Magnetoresistive random access memory (MRAM) technology combines a spintronic device with standard silicon-based microelectronics to obtain a combination of attributes not found in any other memory
Integration technology for ferroelectric memory devices
TLDR
In this paper, it is reviewed how to integrate the ferroelectric devices for producing commercial products.
Writing current reduction for high-density phase-change RAM
By developing a chalcogenide memory element that can be operated at low writing current, we have demonstrated the possibility of high-density phase-change random access memory. We have investigated
The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor(RCAT) for 88 nm feature size and beyond
  • J. Kim, C. Lee, +24 authors K. Kim
  • Materials Science
    2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407)
  • 2003
For the first time, 512 Mb DRAMs using a Recess-Channel-Array-Transistor(RCAT) are successfully developed with 88 nm feature size, which is the smallest feature size ever reported in DRAM technology
Extending the road beyond CMOS
The accelerating pace of CMOS scaling is rapidly approaching the fundamental limits of MOSFET performance, even as the projected size of a high-performance and manufacturable MOSFET technology is
A novel cell technology using N-doped GeSbTe films for phase change RAM
  • H. Horii, J. Yi, +9 authors J. Moon
  • Materials Science
    2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407)
  • 2003
The Ge/sub 2/Sb/sub 2/Te/sub 5/ (GST) thin film is well known to play a critical role in PRAM (Phase Change Random Access Memory). Through device simulation, we found that high-resistive GST is
...
1
2
3
...