Functional verification of the IBM System z10 processor chipset

@article{Krygowski2009FunctionalVO,
  title={Functional verification of the IBM System z10 processor chipset},
  author={Christopher A. Krygowski and Dean G. Bair and Rebecca M. Gott and M. H. Decker and A. V. Giri and Christian Habermann and Matthias Heizmann and Stefan Letz and William J. Lewis and Steven M. Licker and H. Mallar and Edward C. McCain and Wolfgang Roesner and N. Siddique and A. E. Seigler and Brian W. Thompto and Karsten Weber and Ralf Winkelmann},
  journal={IBM Journal of Research and Development},
  year={2009},
  volume={53},
  pages={3}
}
verification of the IBM System z10 processor chipset C. A. Krygowski D. G. Bair R. M. Gott M. H. Decker A. V. Giri C. Habermann M. Heizmann S. Letz W. J. Lewis S. M. Licker H. Mallar E. C. McCain W. Roesner N. Siddique A. E. Seigler B. W. Thompto K. Weber R. Winkelmann This paper describes the comprehensive verification effort of the IBM System z10e processor chipset, which consists of the z10e quad-core central processor chip and the companion z10 symmetric multiprocessor (SMP) chip. The z10… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-4 OF 4 CITATIONS

Design of Efficient BCD Adders in Quantum-Dot Cellular Automata

  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2017
VIEW 1 EXCERPT
CITES BACKGROUND

QED post-silicon validation and debug: Frequently asked questions

  • 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)
  • 2014
VIEW 1 EXCERPT
CITES METHODS

Place and route for massively parallel hardware-accelerated functional verification

  • 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
  • 2013
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 20 REFERENCES

Automatic formal verification of fused-multiply-add FPUs

  • Design, Automation and Test in Europe
  • 2005
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Functional verification of the z990 superscalar, multibook microprocessor complex

  • IBM Journal of Research and Development
  • 2004
VIEW 6 EXCERPTS
HIGHLY INFLUENTIAL

9 Architecture Verification Source,’’ IEEE Trans

A. Chandra, V. Iyengar, +7 authors 3 DEV.VOL.53NO.1PAPER32009C.A.KRYGOWSKIETAL.
  • Very Large Scale Integr. (VLSI) Syst. 3, No. 2, 188–200
  • 1995
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Hardware Accelerator with a Single Partition for Latches and Combinational Logic,’

G. E. Guenther, V. Gyuris, +3 authors Jr.
  • U.S. Patent No
  • 2007
VIEW 2 EXCERPTS

Similar Papers

Loading similar papers…