Fsm State Assignment for Area , Power and Testability Using Iterative Algorithms

@inproceedings{Khan2005FsmSA,
  title={Fsm State Assignment for Area , Power and Testability Using Iterative Algorithms},
  author={F. Nawaz Khan},
  year={2005}
}
ion. Pomeranz et al [75] explored the possibility of controlling more state lines in order to increase the testability of a sequential circuit. They have proposed a synthesis technique that evaluates some state variable functions using primary inputs or primary output functions. The motivation is that since primary outputs are directly observable and primary inputs directly controllable, an increase in testability can be achieved. Cheng et al [76] have proposed a novel method of encoding that… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.
2 Citations
78 References
Similar Papers

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-10 of 78 references

Synthesis of multiple-level logic from symbolic high-level description languages

  • B. Lin, A. R. Newton
  • IFIP International Conference on Very Large Scale…
  • 1989
Highly Influential
20 Excerpts

MUS- TANG: State Assignment of Finite State Machines for Optimal Multi- Level Logic Implememations

  • S. Devadas, H. T. Ma, A. R. Newton, Sangiovanni-Vincentelli
  • 1987
Highly Influential
18 Excerpts

Logic Minimization Algorithms for VLSI Synthesis

  • D. Gary, T. McMullen Curtis, Robert, Hachtel
  • Kluwer Academic Publishers,,
  • 1984
Highly Influential
18 Excerpts

Similar Papers

Loading similar papers…