From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology

  title={From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology},
  author={Joydeep Basu},
  journal={IETE Journal of Education},
  pages={51 - 64}
  • Joydeep Basu
  • Published 2019
  • Materials Science, Engineering
  • IETE Journal of Education
ABSTRACT Although India has achieved considerable capability in electronic chip design, but developing the infrastructure for capital-intensive semiconductor fabrication remains a challenge. The rising domestic and global demand for electronics products, the need of enhancing the country’s high-technology talent pool, employment generation, and national security concerns dictates the Indian Government’s heightened efforts in promoting electronics hardware manufacturing in the country. A recent… Expand
1 Citations
Delta-sigma modulator based compact sensor signal acquisition front-end system
The resulting architecture is an aggregation of functions of entire signal acquisition system within the single block of ΔΣM, and is useful for a multitude of dc-to-medium frequency sensing and similar applications that require high precision at reduced size and power. Expand


Electronic Design Automation for Integrated Circuits Handbook: EDA for IC implementation, circuit design and process technology
Design Flows. Logic Synthesis. Power Analysis and Optimization from Circuit to Register Transfer Levels. Equivalence checking. Digital Layout - Placement. Static Timing Analysis. Structured DigitalExpand
The Art of Analog Layout
(NOTE: Each chapter concludes with "Summary" and "Exercises.") 1. Device Physics. Semiconductors. Generation and Recombination. Extrinsic Semiconductors. Diffusion and Drift. PN Junctions. DepletionExpand
Innovation in the Indian Semiconductor Industry: The Challenge of Sectoral Deepening
Seeking to build on related successes in other information technology sectors, the government of India has signaled its intent to transform the country's performance in microelectronics. Facing aExpand
Monte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits
In this paper, a set of Perl programs that automate the Monte Carlo simulation of circuits is presented and the results reflect the tolerance of a circuit to device mismatch errors. Expand
CMOS IC Layout: Concepts, Methodologies, and Tools
Introduction Background Layout Design Specific Layout Design Flows Advanced Techniques for specialized building block layout design Advanced techniques for Building Block Interconnect Layout DesignExpand
Indian Electronics and IT Industry - An Overview
The year 2006 witnessed a revalidation of the Indian Information Technology – Business Process Outsourcing (IT-BPO) growth story, driven by a maturing appreciation of India’s role and growingExpand
Calibre Interactive and Calibre RVE User's Manual, version 2013.2, Mentor Graphics Corporation
  • 2013
Human Resource and Skill Requirements in the Electronics and IT Hardware Sector
  • 2013
CMOS Transistor Layout KungFu
  • EDA Utilities,
  • 2005
18 micron, 1.8 Volt Super Compact Core I/O Pad Library TSL18CIO150, Synopsys
  • 2003