From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology

  title={From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology},
  author={Joydeep Basu},
  journal={IETE Journal of Education},
  pages={51 - 64}
  • Joydeep Basu
  • Published 2019
  • Materials Science, Engineering
  • IETE Journal of Education
  • ABSTRACT Although India has achieved considerable capability in electronic chip design, but developing the infrastructure for capital-intensive semiconductor fabrication remains a challenge. The rising domestic and global demand for electronics products, the need of enhancing the country’s high-technology talent pool, employment generation, and national security concerns dictates the Indian Government’s heightened efforts in promoting electronics hardware manufacturing in the country. A recent… CONTINUE READING
    1 Citations
    Delta-sigma modulator based compact sensor signal acquisition front-end system
    • 1
    • PDF


    The Art of Analog Layout
    • 743
    Innovation in the Indian Semiconductor Industry: The Challenge of Sectoral Deepening
    • 4
    • PDF
    Monte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits
    • 17
    • PDF
    Indian Electronics and IT Industry - An Overview
    • 1
    18 micron, 1.8 Volt Super Compact Core I/O Pad Library TSL18CIO150, Synopsys
    • 2003
    CMOS Transistor Layout KungFu
    • EDA Utilities,
    • 2005
    Calibre Interactive and Calibre RVE User's Manual, version 2013.2, Mentor Graphics Corporation
    • 2013
    Design Rules for TS18 Standard Logic Process for SCL
    • Doc. Name: DR2_0018_SL, SCL