From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology

  title={From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology},
  author={Joydeep Basu},
  journal={IETE Journal of Education},
  pages={51 - 64}
  • Joydeep Basu
  • Published 24 August 2019
  • Engineering
  • IETE Journal of Education
ABSTRACT Although India has achieved considerable capability in electronic chip design, but developing the infrastructure for capital-intensive semiconductor fabrication remains a challenge. The rising domestic and global demand for electronics products, the need of enhancing the country’s high-technology talent pool, employment generation, and national security concerns dictates the Indian Government’s heightened efforts in promoting electronics hardware manufacturing in the country. A recent… 
2 Citations

Design of a low-noise low-voltage amplifier for improved neural signal recording.

Design of amplifier circuits with low-noise operable at low-power to be used, especially for implantable neural interfaces, remains a huge challenge. This research paper presents the design of a



EDA for IC Implementation, Circuit Design, and Process Technology

This work discusses design for Manufacturability in the Nanometer Era, FPGA Synthesis and Physical Design, and Mixed-Signal Noise Coupling in System-on-Chip Design: Modeling, Analysis and Validation.

The Art of Analog Layout

(NOTE: Each chapter concludes with "Summary" and "Exercises.") 1. Device Physics. Semiconductors. Generation and Recombination. Extrinsic Semiconductors. Diffusion and Drift. PN Junctions. Depletion

Innovation in the Indian Semiconductor Industry: The Challenge of Sectoral Deepening

Seeking to build on related successes in other information technology sectors, the government of India has signaled its intent to transform the country's performance in microelectronics. Facing a

Monte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits

In this paper, a set of Perl programs that automate the Monte Carlo simulation of circuits is presented and the results reflect the tolerance of a circuit to device mismatch errors.

CMOS IC Layout: Concepts, Methodologies, and Tools

Introduction Background Layout Design Specific Layout Design Flows Advanced Techniques for specialized building block layout design Advanced techniques for Building Block Interconnect Layout Design

Indian Electronics and IT Industry - An Overview

The year 2006 witnessed a revalidation of the Indian Information Technology – Business Process Outsourcing (IT-BPO) growth story, driven by a maturing appreciation of India’s role and growing

Website of Special Manpower Development Program

  • Ministry of Communication & Information Technology, Govt. of India

18 micron, 1.8 Volt Super Compact Core I/O Pad Library TSL18CIO150, Synopsys

  • 2003

HSPICE Integration to Cadence Virtuoso Analog Design Environment User Guide, version E-2010.12, Synopsys

    Virtuoso Analog Design Environment L User Guide, version 6.1.5, Cadence Design Systems

    • Ministry of Communication & Information Technology, Govt. of India