Frequency Response Mismatch Analysis in Time-Interleaved Analog I/Q Processing and ADCs

@article{Singh2015FrequencyRM,
  title={Frequency Response Mismatch Analysis in Time-Interleaved Analog I/Q Processing and ADCs},
  author={Simran Singh and Mikko Valkama and Michael Epp and Wolfgang Schlecker},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  year={2015},
  volume={62},
  pages={608-612}
}
This brief examines a novel method to increase the usable analog bandwidth (BW) of an analog-to-digital interface through the use of in-phase/quadrature (I/Q) downconversion or homodyne architecture, followed by time-interleaved analog-to-digital converters (TI-ADCs) in both I and Q branches. The increased analog BW comes with the inherent drawback of various spurious components, due to analog components' frequency response mismatches, which ultimately limit the dynamic range. In this brief… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 17 REFERENCES

Relations Between Zero-IF Receiver I/Q and TI-ADC Channel Mismatches

  • IEEE Transactions on Signal Processing
  • 2014
VIEW 1 EXCERPT

Analysis and design of high performance frequency-interleaved ADC

Q. Lei, Y. Zheng, L. Siek
  • Proc. IEEE ISCAS, 2013, pp. 2022–2025.
  • 2013
VIEW 1 EXCERPT

Digitally assisted data converter design

  • 2013 Proceedings of the ESSCIRC (ESSCIRC)
  • 2013

Direct downconversion architecture performance in compact pulse-Doppler phased array radar receivers

  • 2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems
  • 2013
VIEW 2 EXCERPTS

Similar Papers

Loading similar papers…