Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction

  title={Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction},
  author={Miroslav N. Velev and Randal E. Bryant},
We extend the Burch and Dill flushing technique [6] for formal verification of microprocessors to be applicable to designs where the functional units and memories have multicycle and possibly arbitrary latency. We also show ways to incorporate exceptions and branch prediction by exploiting the properties of the logic of Positive Equality with Uninterpreted Functions [4][5]. We study the modeling of the above features in different versions of dual-issue superscalar processors. 
Highly Cited
This paper has 28 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 19 extracted citations

Putting it all together – Formal verification of the VAMP

International Journal on Software Tools for Technology Transfer • 2005
View 4 Excerpts
Highly Influenced

A Methodology for the Formal Verification of RISC Microprocessors A Functional Approach

2007 IEEE/ACS International Conference on Computer Systems and Applications • 2007
View 1 Excerpt

Efficient Microprocessor Verification using Antecedent Conditioned Slicing

20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07) • 2007
View 1 Excerpt

Dependable Multithreaded Processing Using Runtime Validation

2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06) • 2006
View 1 Excerpt


Publications referenced by this paper.
Showing 1-9 of 9 references

Techniques for Verifying Superscalar Microprocessors

DAC • 1996
View 15 Excerpts
Highly Influenced

Automatic verification of microprocessor control

CAV 1994 • 1994
View 6 Excerpts
Highly Influenced

Verification of FM9801: Out-of-Order Processor with Speculative Execution and Exceptions That May Execute Self-Modifying Code,” to appear in the Journal on Formal Methods in System Design (FMSD

J. Sawada, W. A. Hunt, Jr.
View 8 Excerpts
Highly Influenced

Hardware Modeling Using Function Encapsulation

FMCAD • 2000
View 7 Excerpts
Highly Influenced


R. E. Bryant
German, and M.N. Velev, “Processor Verification Using Efficient Reductions of the Logic of Uninterpreted Functions to Propositional Logic,” 2 Technical Report CMU-CS-99-115, Carnegie Mellon University • 1999
View 7 Excerpts
Highly Influenced

Velev, “Exploiting Positive Equality in a Logic of Equality with Uninterpreted Functions,

R. E. Bryant, S. German, M.N
View 6 Excerpts
Highly Influenced

Jr.,FM8501: A Verified Microprocessor

W. A. Hunt
LNAI 795, • 1994
View 6 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…