Formal specification of an FPGA based educational microprocessor

@article{Mezei2002FormalSO,
  title={Formal specification of an FPGA based educational microprocessor},
  author={I. Mezei and Veljko Malbasa},
  journal={2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)},
  year={2002},
  volume={2},
  pages={667-670 vol.2}
}
  • I. Mezei, Veljko Malbasa
  • Published 2002
  • Computer Science
  • 2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)
  • The goal of the project Edulent has been to produce specification and design of an educational microcomputer that is simple enough to be implemented on a medium complexity FPGA. In this paper we present formal specification of the Edulent by using Register Transfer Notation (RTN) language. The RTN specification is refined into concrete specification that is the foundation of the Edulent design. We also present some design and implementation details and the features of the final product. 
    10 Citations
    Using VHDL to Improve an FPGA Based Educational Microcomputer
    • I. Mezei, V. Malbasa
    • Computer Science
    • EUROCON 2005 - The International Conference on "Computer as a Tool"
    • 2005
    • 9
    Implementation of neural network hardware based on a floating point operation in an FPGA
    Joint control of ROBOKER arm using a neural chip embedded on FPGA
    • J. Kim, S. Jung
    • Engineering
    • 2009 IEEE International Symposium on Industrial Electronics
    • 2009
    • 3
    Hardware implementation of a neural network controller on FPGA for a humanoid robot arm
    • Jeong-seob Kim, S. Jung
    • Engineering
    • 2008 IEEE/ASME International Conference on Advanced Intelligent Mechatronics
    • 2008
    • 7
    Implementation of the RBF neural chip with the on-line learning back-propagation algorithm
    • Jeong-seob Kim, S. Jung
    • Computer Science
    • 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence)
    • 2008
    • 8
    Evaluation of embedded RBF neural chip with back-propagation algorithm for pattern recognition tasks
    • Jeong-seob Kim, S. Jung
    • Computer Science
    • 2008 6th IEEE International Conference on Industrial Informatics
    • 2008
    • 6

    References

    SHOWING 1-5 OF 5 REFERENCES
    Exploring the hardware/software continuum in a computer engineering capstone design class using FPGA-based programmable logic
    • S. M. Loo, B. Wells, R. Gaede
    • Computer Science
    • Proceedings 2001 International Conference on Microelectronic Systems Education
    • 2001
    • 1
    • PDF
    Hands-on computer architecture: teaching processor and integrated systems design with FPGAs
    • 17
    • PDF
    Logic and Computer Design Fundamentals
    • 185
    • PDF
    Computer systems design and architecture
    • 76
    • Highly Influential
    • PDF
    Computer Structures: Readings and Examples,
    • 452
    • PDF