Formal Verification of Reconfigurable Cores

  title={Formal Verification of Reconfigurable Cores},
  author={Satnam Singh and Carl Johan Lillieroth},
We show how a formal verification methodology can complement conventional verification for the development of FPGAbased cores. As FPGAs become larger, there is a greater reliance on shrink-wrapped intellectual property. In particular, customers expect rigorous verification of the cores that they purchase. We report on positive experience of using formal verification to facilitate the development of real cores. We then show how formal verification has a special role to play during the dynamic… CONTINUE READING
Highly Cited
This paper has 24 citations. REVIEW CITATIONS
15 Citations
14 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 15 extracted citations


Publications referenced by this paper.
Showing 1-10 of 14 references

Industrial- Strength Formal Methods, chapter Prover Technology International Series in Formal Methods

  • M. G. Hinchey, J. P. Bowen, editors
  • Academ Press,
  • 1998
Highly Influential
10 Excerpts

Madisetti and Lan Shen . Interface Design for CoreBaseed Systems

  • Satnam Singh
  • IEEE Design & Test IEEE Standard VHDL Reference…
  • 1998

The Stålmarck Method as a HOL Derive Rule

  • J. Harrison
  • Theorem Proving in Higher Order Logics, volume…
  • 1996
1 Excerpt

Introduction to HOL

  • M.J.C. Gordon, T. F. Melham
  • Cambridge University Press,
  • 1993
1 Excerpt

Similar Papers

Loading similar papers…