Floating-gate devices: they are not just for digital memories any more

  title={Floating-gate devices: they are not just for digital memories any more},
  author={Paul E. Hasler and Bradley A. Minch and Chris Diorio},
  journal={ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)},
  pages={388-391 vol.2}
  • P. Hasler, B. A. Minch, C. Diorio
  • Published 30 May 1999
  • Computer Science
  • ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)
Since the first reported floating-gate structure in 1967, floating-gate transistors have been used widely to store digital information for long periods in structures such as EPROMs and EEPROMs. Recently floating-gate devices have found applications as analog memories, analog and digital circuit elements, and adaptive processing elements. Floating-gate devices have found commerical applications, e.g. ISD, for long-term non-volatile information storage devices for analog applications. The focus… 
A floating-gate memory cell for continuous-time programming
  • B. Rumberg, D. Graham
  • Computer Science
    2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)
  • 2012
This work presents a new analog floating-gate memory cell that offers both voltage and current outputs and has linear injection and tunneling characteristics, and presents a simple programming circuit that forces the memory cell to converge to voltage targets within 100ms and with 8-bit accuracy.
A Parallel Programmer for Non-Volatile Analog Memory Arrays
This novel programming circuit uses a digitalto-analog converter and an array of sample-and-hold circuits to facilitate fast parallel programming of floating-gate memory arrays and eliminate the need for high accuracy voltage sources.
Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic
This dissertation describes using theory, computer simulations and laboratory measurements a new class of real time reconfigurable UV-programmable floating-gate circuits operating with current levels
Novel reconfigurable two-MOSFET UV-programmable floating-gate circuits for CARRY, NAND, NOR or INVERT functions
Presents two new, reconfigurable multifunction floating-gate circuits to produce either the inverted carry function for a full-adder, an inverter, or two-input NAND or NOR gates. The circuits
Fabrication of SONOS flash memory device by using engineered tunnel barrier technique
Flash memory is a device that used as a tool to store data electrically without external power supply. The charge-trap such as SONOS structure is the most widely used in flash memory technology
Large-scale field-programmable analog arrays for analog signal processing
A new generation of FPAAs have been fabricated using floating-gate transistors as the sole programmable element, and the results of characterization and system-level experiments on the most recent FPAA are shown.
Floating Gate Inverter with Varactor Feedback for Gain Correction in Multiple-Valued Circuits
This master thesis presents a novel floatinggate inverter with varactor feedback that serves as a gain correction device, in that it can correct the gain by altering the varactor capacitance.
Designs of analog and digital comparators with FGMOS
  • K. Nandhasri, J. Ngarmnil
  • Computer Science, Engineering
    ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001
The proposed analog comparator circuit is developed to a digital comparator using replacement of floating-gate MOSFETs for the input devices of which the drain currents are linear sums of the weighted multiple-input voltages which are then applied as binary bits.
A programmable floating-gate voltage reference in 0.5 /spl mu/m CMOS
A floating-gate voltage reference (FGVREF) circuit is presented in which novel implementations of a transconductance amplifier and a transimpedance amplifier are combined to isolate the floating gate
Programmable and adaptive analog filters using arrays of floating-gate circuits
This paper describes a programmable and adaptive filter based on floating-gate technology, and shows how to extend the authors' programmable filters as adaptive filters both through weight perturbation methods and continuously adapting correlation rule methods.


Floating-gate CMOS analog memory cell array
  • R. Harrison, P. Hasler, B. A. Minch
  • Engineering
    ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)
  • 1998
The complexity of analog VLSI systems is often limited by the number of pins on a chip rather than by the die area. Currently, many analog parameters and biases are stored off chip. Moving parameter
Floating-gate MOS synapse transistors
This work proposes a simple circuit element combining nonvolatile analog memory storage with locally computed memory updates that can be integrated into silicon learning systems.
A floating gate and its application to memory devices
A structure has been proposed and fabricated in which semipermanent charge storage is possible. A floating gate is placed a small distance from an electron source. When an appropriately high field is
A single-transistor silicon synapse
A new floating-gate silicon MOS transistor for analog learning applications is developed, and a memory-update rule is derived from the physics of the tunneling and injection processes to permit the development of dense, low-power silicon learning systems.
A multiple input differential amplifier based on charge sharing on a floating-gate MOSFET
The loseless property of an MOS floating gate is exploited to implementexact summing operations in the charge domain. Loseless charge sharing in such structures yields circuits with potential
Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation
It is shown that any Boolean functions can be generated using a common circuit configuration of two-stage nu MOS inverters, and a graphical technique called the floating-gate potential diagram has been developed to facilitate logic design employing this transistor.
A 2.5 V 256-level non-volatile analog storage device using EEPROM technology
  • H. van Tran, T. Blyth, +8 authors Genda Hu
  • Computer Science
    1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC
  • 1996
This integrated circuit stores 256 analog voltage levels in high density, non-volatile memory with /spl sim/7.5m V resolution per level with a voltage range of 2.5 V to 5 V.
A functional MOS transistor featuring gate-level weighted sum and threshold operations
A functional MOS transistor is proposed which works more intelligently than a mere switching device. The functional transistor calculates the weighted sum of all input signals at the gate level, and
Single Transistor Learning Synapses
The design, fabrication, characterization, and modeling of an array of single transistor synapses that compute, learn, and provide non-volatile memory retention are described.
An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses
The authors report the analog storage and multiply characteristics of a new floating-gate synapse and further discuss the architecture of a neural network which uses this synapse cell, using 1- mu m CMOS EEPROM technology.