Corpus ID: 17462593

Flexible Embedded System Design Using Flowpaths

@inproceedings{HannaFlexibleES,
  title={Flexible Embedded System Design Using Flowpaths},
  author={Darrin M. Hanna and Bryant Drew Jones and Lincoln Lorenz and O MarkBowers}
}
or ASIC. Introduced in this paper is an extension to the flowpaths compiler to allow easier integration of system-components using object-oriented methodologies. System-components can be described by high-level Java classes with methods for interactions with components. These methods are filled with the custom system-components during generation, such that flowpaths acts as the glue logic between separate components. In comparison to handwritten component interconnections, a design integrated… Expand
2 Citations

Figures and Tables from this paper

Generating Hardware from Java Using Self-Propagating Flowpaths
microprocessor is adversely affected by the basic fetch-execute cycle. A further performance penalty results from the load-execute-store paradigm associated with the use of local variables in mostExpand
Automatic cache partitioning method for high-level synthesis
TLDR
This work presents an automated optimization method for creating custom cache memory architectures for HLS generated designs that combines data reuse savings and memory partitioning to further increase the potential parallelism and alleviate the serialized memory access, increasing performance. Expand

References

SHOWING 1-6 OF 6 REFERENCES
Generating Hardware from Java Using Self-Propagating Flowpaths
microprocessor is adversely affected by the basic fetch-execute cycle. A further performance penalty results from the load-execute-store paradigm associated with the use of local variables in mostExpand
Flowpaths: Compiling stack-based IR to hardware
TLDR
A new systems architecture for FPGAs, called flowpaths, is introduced, which can implement Java bytecodes or software programs written in Forth directly in an FPGA without the need for a microprocessor core. Expand
The challenges of hardware synthesis from C-like languages
  • S. Edwards
  • Computer Science
  • Design, Automation and Test in Europe
  • 2005
TLDR
The paper surveys several C-like hardware synthesis languages and looks at two of the fundamental challenges, concurrency and timing control. Expand
A Compiler to Generate Hardware from Java Byte Codes for High Performance, Low Energy Embedded Systems
Improved valves for use within medical devices include a valve body having a plurality of fluid-passing openings, a resilient liner having raised portions defining flow paths, and a plug having aExpand
FRACTAL ASPECTS OF THE ITERATION OF z →Λz(1‐ z) FOR COMPLEX Λ AND z
Chapter foreword concerning the illustrations, especially the “missing specks” of Figure 1 (2003). As described in Chapter C1, this paper boasts many “firsts” and was instrumental in reviving theExpand
JStamp: Real-time Native Java Module
  • JStamp: Real-time Native Java Module
  • 2003