• Corpus ID: 231986171

FlexClock: Generic Clock Reconfiguration for Low-end IoT Devices

  title={FlexClock: Generic Clock Reconfiguration for Low-end IoT Devices},
  author={Michel Rottleuthner and Thomas C. Schmidt and Matthias W{\"a}hlisch},
Clock configuration within constrained general-purpose microcontrollers takes a key role in tuning performance, power consumption, and timing accuracy of applications in the Internet of Things (IoT). Subsystems governing the underlying clock tree must nonetheless cope with a huge parameter space, complex dependencies, and dynamic constraints. Manufacturers expose the underlying functions in very diverse ways, which leads to specialized implementations of low portability. In this paper, we… 


Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor
An error-resilient integrated clock gate (ERICG) and its automatic integration methodology in error detection and correction (EDAC) system design flow is proposed and implemented in a commercial C-SKY CK802 processor based on an SMIC 40-nm technology.
Implementation of dynamic voltage frequency scaling on a processor for wireless sensing applications
A programmable power management where clock gating and dynamic voltage and frequency scaling (DVFS) are both configurable and results show a 35-38% full system energy savings.
System Architecture Directions for Post-SoC/32-bit Networked Sensors
A post-SoC/32-bit design point called Hamilton is developed, showing that using integrated components enables a ~$7 core and shifts hardware modularity to design time, and its efficient MCU control improves concurrency with ~30% less energy consumption.
RIOT: An Open Source Operating System for Low-End Embedded Devices in the IoT
This paper provides the first comprehensive overview of RIOT, covering the key components of interest to potential developers and users: the kernel, hardware abstraction, and software modularity, both conceptually and in practice for various example configurations.
Power Consumption Modeling for DVFS Exploitation
A power and energy model for a DVFS enabled mobile computing platform based on a low power SoC, which integrates both the processor core and memory, as well as other hardware accelerators is proposed and used to analyse two DVFS scheduling techniques based on the EDF algorithm.
Intermittent Computing with Dynamic Voltage and Frequency Scaling
The evaluation shows that D2VFS markedly increases energy efficiency; for example, ultimately enabling a 30-300% reduction of workload completion times.
Improving Energy Efficiency in Memory-constrained Applications Using Core-specific Power Control
An experimental memory study presented on modern CPU architectures, Intel Sandybridge and Haswell, identifies a metric, TORo_core, that detects bandwidth saturation and increased latency that is used to construct a dynamic policy applied at coarse and fine-grained levels to modulate per-core power controls on Haswell machines.
An approach to modeling clock tree of a complex system-on-chip
This work proposes an approach to modeling clock tree of a complex system-on-chip by exploiting patterns in hardware architectures by creating parametrized models of clocks which are represented in the form of a template.
Dynamic voltage-frequency scaling in body area sensor networks using COTS components
This paper characterizes the DVFS capabilities of a COTS processor commonly used on BASN nodes -- the TI MSP430 -- and explores the usefulness of these capabilities within the context of BASN applications.
Sentinel: Breaking the Bottleneck of Energy Utilization Efficiency in RF-Powered Devices
This paper proposes Sentinel, a novel low power method to sense the harvested energy, and shows that the energy utilization efficiency can be improved up to 94.9%, outperforming the best existing works at 64.7% in the WISP platform.